Articles

• Wordline Driver for Processing-in-Memory Using the Input Bit-Slicing Method

  Sojoong Kim, Beomjun Park, Jinhyeok Kim, Yoon Kim, Minsuk Koo

  1-6

  • PDF
• A High-Voltage DC-DC Buck Converter with Dual-Parameter Maximum Power Point Tracking for Triboelectric Nanogenerator Energy Harvesting

  Rajapaksha Mudiyanselage Ishara, Sahan Pushpika Pitigala, Jongwook Lee

  7-13

  • PDF
• FPGA-Based Digital Controller for High-Speed CAN Flexible Data-Rate Communication

  Jongwon Oh, Jaeseong Kim, Joungmin Park, Seung Eun Lee

  14-19

  • PDF
• Fill Factor Preservation in Front-Side Illuminated Single-Photon Avalanche Diode Arrays Using External Routing

  Youngmin Cho, Jonghyuk Chae, Jinwook Burm

  20-26

  • PDF
• A 2-Level Buck Converter Using Adaptive ON/OFF-Time Control for Frequency-Stable Operation

  Jeong Seop Lee, Seung Hwan Lim, Jung Jin Choi, Seung Wan Yoo, Woo Suk Choi, Kang-Yoon Lee

  27-33

  • PDF
• Total-Ionizing Dose Effects in CMOS Operational Amplifiers with NMOS and PMOS Differential Pairs

  Taeyeong Kim, Jongho Lee, Ickhyun Song

  34-38

  • PDF
• A Leakage-Attenuated Auto-Zeroing High-Pass Filter Using Switch Voltage Regulation

  Sihyun Jung, Ayeon Gwon, Yeseul Song, Junwon Jeong

  39-42

  • PDF
• A 1-Gb/s DDFS-based Baseband FDMA 8-Qubit Controller

  Su-Hyeon Kim, Hyunyoung Yoo, Guhyeon Lee, Yeonsu Kim, In-Kwon Jang, Jae-Yun Park, Jusung Kim, Jae-Won Nam

  43-47

  • PDF
• A 0.0031-mm2 6-Bit 400-MS/s Charge-Injection DAC Based Loop Unrolled Asynchronous Successive Approximation Register ADC

  Yongseok Seo, Seunghyeon Lee, Jeonghun Lee, Tae-Hyun Kim, Ryunyeong Kim, Namsu Gill, Junhyuk Kwon, Jeetaeck Seo, Kwang-Hyun Baek

  48-56

  • PDF
• Hardware-Efficient Accelerator for Spiking Neural Networks with Synchronous Spike Storage and Weight Address Control

  Jeong-Eun Ko, Woo-Vin Choi, Min-Seok Kim, Joo-Hyung Chae

  57-62

  • PDF
• An mm-Wave Wilkinson Combiner with Stacked Coupling and Capacitive Loading Technique

  Ali Raza, Inn-yeal Oh

  63-67

  • PDF
• A 6-Bit 2GS/s Sampling-Rate 27.8fJ/Conversion-Step 610-μm2 Successive Approximation Register Time-to-Digital Converter

  Youngwoo Kwon, Hyungil Chae

  68-72

  • PDF
• A GaN Gate Driver with Integrated Protection Circuit

  Myeong-Ho Kim, Min-Sik Kim, Jong-Hun Kim, Seung-Ju Lee, Mun-Jung Cho, Eun-Jae Ko, Chanhyung Lee, Hyuntak Jeon, Se-Un Shin

  73-79

  • PDF
• A Highly Linear Modified Super Source Follower-Based Active Feedback Wideband LNA for Sub-GHz Wireless IoT Application

  Euiseong Kim, Seokgyu Lee, Deok-Young Kim, Donggu Im

  80-84

  • PDF