Design of a low noise Analog Front End System for Sonar Signal Conditioning Receiver

Sonar Signal Conditioning Receiver

  • Kang Yoon Lee Sungkyunkwan University
  • Jong Wan Jo Sungkyunkwan University
  • Sung Jin Kim Sungkyunkwan University
  • Muhammad Riaz Ur Rehman Sungkyunkwan University
  • Khuram Shehzad Sungkyunkwan University
  • Young Woo Park Sungkyunkwan University
  • Young Gun Pu Sungkyunkwan University
  • Dong Hun Lee Agency for Defense Development
  • Hyung Moon Kim Agency for Defense Development
Keywords: Band pass filter, Low noise, Parallel-to-serial interface, Receiver, Sigma-Delta ADC, Sonar sensor

Abstract

This paper presents the design of a low noise analog front end system for sonar signal conditioning receiver with Parallel to Series Interface in very noisy environments. When measuring distances in the ocean through sonar, the input signal level to the receiver can change drastically depending on the distance between the transmitter and objects. Thus, a receiver with low sensitivity and a wide dynamic range is proposed in this work. In order to minimize the Input-Referred (IR) noise for the high sensitivity of the receiver, a low noise pre-amplifier is proposed and implemented, ultimately achieving a noise of 11 nV/√Hz at 50 kHz. The decimation factor of the digital filter placed after the SDM in the SD ADC can be controlled so as to reduce the power consumption. Through the use of these techniques in the SD ADC, we can implement reconfigurable sampling rates from 1.5 MS/s to 12.5 MS/s with low power consumption. In order to overcome the limitation of the number of pins for sensor application, a Parallel-to-Serial (P2S) interface is proposed and designed in the receiver. The Low Noise receiver in this paper is implemented in a 0.18 μm CMOS process and the die area is 14.44 mm2. The total power consumption of this chip under a supply voltage of 2.4 V is 46.8 mW. The measured sensitivity and dynamic range are -100 dBV and 100 dB, respectively. The measured SNDR at the output of the SD ADC is 82.02 dB when the input signal frequency and sampling frequency are 7 kHz and 6.25 Msps, respectively.

Published
2020-01-02
Section
Articles