View of Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-nm CMOS Technology

Return to Article Details Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-nm CMOS Technology Download Download PDF