Return to Article Details Word-line and Charge-pump modeling of NAND Flash using Standard CMOS Logic Process Download Download PDF