View of Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/s Area Efficient PRBS Checker in 65-nm CMOS Process

Return to Article Details Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/s Area Efficient PRBS Checker in 65-nm CMOS Process Download Download PDF