Ko J-E, Choi W-V, Kim M-S, Chae J-H. Hardware-Efficient Accelerator for Spiking Neural Networks with Synchronous Spike Storage and Weight Address Control. JICAS [Internet]. 2026Jul.1 [cited 2026Jul.3];12(3):57-2. Available from: https://jicas.idec.or.kr/index.php/JICAS/article/view/382