1.
Bang JE, Lim YH, Choi JH. Design of a Low-Quiescent-Current Gate-Pole-Dominant Low-Dropout-Regulator. JICAS [Internet]. 2020Jul.1 [cited 2024Nov.22];6(3). Available from: https://jicas.idec.or.kr/index.php/JICAS/article/view/18