Lee SY. Delay Study by Parasitic Capacitance Caused by Inverter Layout. JICAS [Internet]. 2020Apr.1 [cited 2024Nov.23];6(2). Available from: https://jicas.idec.or.kr/index.php/JICAS/article/view/16