Choi SY, Park JW, Yoo HY. Reverse Engineering for Xilinx FPGA Chips using ISE Design Tools. JICAS [Internet]. 2020Dec.23 [cited 2025Dec.18];6(1):13-8. Available from: https://jicas.idec.or.kr/index.php/JICAS/article/view/11