Han, In-Ho, and Min-Seong Choo. “Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-Nm CMOS Technology”. Journal of Integrated Circuits and Systems 11, no. 4 (October 1, 2025): 52-57. Accessed October 10, 2025. https://jicas.idec.or.kr/index.php/JICAS/article/view/318.