Lee, Sung Young. “Delay Study by Parasitic Capacitance Caused by Inverter Layout”. Journal of Integrated Circuits and Systems 6, no. 2 (April 1, 2020). Accessed November 23, 2024. https://jicas.idec.or.kr/index.php/JICAS/article/view/16.