Jeong, H. S., and S. H. Cho. “Word-Line and Charge-Pump Modeling of NAND Flash Using Standard CMOS Logic Process”. Journal of Integrated Circuits and Systems, Vol. 7, no. 4, Sept. 2021, doi:10.23075/jicas.2021.7.4.008.