Kwon, Y., and H. Chae. “A 6-Bit 2GS/S Sampling-Rate 27.8fJ/Conversion-Step 610-μm2 Successive Approximation Register Time-to-Digital Converter ”. Journal of Integrated Circuits and Systems, Vol. 12, no. 3, June 2026, pp. 68-72, https://jicas.idec.or.kr/index.php/JICAS/article/view/399.