Ko, J.-E., W.-V. Choi, M.-S. Kim, and J.-H. Chae. “Hardware-Efficient Accelerator for Spiking Neural Networks With Synchronous Spike Storage and Weight Address Control”. Journal of Integrated Circuits and Systems, Vol. 12, no. 3, July 2026, pp. 57-62, https://jicas.idec.or.kr/index.php/JICAS/article/view/382.