Han, I.-H., and M.-S. Choo. “Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-Nm CMOS Technology”. Journal of Integrated Circuits and Systems, Vol. 11, no. 4, Oct. 2025, pp. 52-57, doi:10.23075/jicas.2025.11.4.009.