H. S. Jeong and S. H. Cho, “Word-line and Charge-pump modeling of NAND Flash using Standard CMOS Logic Process”, JICAS, vol. 7, no. 4, Sep. 2021.