I.-H. Han and M.-S. Choo, “Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-nm CMOS Technology”, JICAS, vol. 11, no. 4, pp. 52-57, Oct. 2025.