[1]
S. Y. Choi, J. W. Park, and H. Y. Yoo, “Reverse Engineering for Xilinx FPGA Chips using ISE Design Tools”, JICAS, vol. 6, no. 1, Dec. 2020.