[1]
J.-E. Ko, W.-V. . Choi, M.-S. . Kim, and J.-H. Chae, “Hardware-Efficient Accelerator for Spiking Neural Networks with Synchronous Spike Storage and Weight Address Control”, JICAS, vol. 12, no. 3, pp. 57–62, July 2026.