KO, J.-E.; CHOI, W.-V.; KIM, M.-S.; CHAE, J.-H. Hardware-Efficient Accelerator for Spiking Neural Networks with Synchronous Spike Storage and Weight Address Control. Journal of Integrated Circuits and Systems, v. 12, n. 3, p. 57-62, 1 Jul. 2026.