HAN, I.-H.; CHOO, M.-S. Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-nm CMOS Technology. Journal of Integrated Circuits and Systems, v. 11, n. 4, p. 52-57, 1 Oct. 2025.