LEE, S. Y. Delay Study by Parasitic Capacitance Caused by Inverter Layout. Journal of Integrated Circuits and Systems, v. 6, n. 2, 1 Apr. 2020.