Kwon, Y., & Chae, H. (2026). A 6-Bit 2GS/s Sampling-Rate 27.8fJ/Conversion-Step 610-μm2 Successive Approximation Register Time-to-Digital Converter . Journal of Integrated Circuits and Systems, 12(3), 68-72. Retrieved from https://jicas.idec.or.kr/index.php/JICAS/article/view/399