Ko, J.-E., Choi, W.-V., Kim, M.-S., & Chae, J.-H. (2026). Hardware-Efficient Accelerator for Spiking Neural Networks with Synchronous Spike Storage and Weight Address Control. Journal of Integrated Circuits and Systems, 12(3), 57-62. Retrieved from https://jicas.idec.or.kr/index.php/JICAS/article/view/382