Han, I.-H., & Choo, M.-S. (2025). Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-nm CMOS Technology. Journal of Integrated Circuits and Systems, 11(4), 52-57. https://doi.org/10.23075/jicas.2025.11.4.009