Jeong, H. S.; Cho, S. H. Word-Line and Charge-Pump Modeling of NAND Flash Using Standard CMOS Logic Process. JICAS 2021, 7.