Ko, J.-E.; Choi, W.-V.; Kim, M.-S.; Chae, J.-H. Hardware-Efficient Accelerator for Spiking Neural Networks With Synchronous Spike Storage and Weight Address Control. JICAS 2026, 12, 57-62.