Han, I.-H.; Choo, M.-S. Implementation and Characterization of a Digital Phase-Locked Loop (DPLL) in 65-Nm CMOS Technology. JICAS 2025, 11, 52-57.