Lee, S. Y. Delay Study by Parasitic Capacitance Caused by Inverter Layout. JICAS 2020, 6.