Choi, S. Y.; Park, J. W.; Yoo, H. Y. Reverse Engineering for Xilinx FPGA Chips Using ISE Design Tools. JICAS 2020, 6.