Jeong, H.S. and Cho, S.H. 2021. Word-line and Charge-pump modeling of NAND Flash using Standard CMOS Logic Process. Journal of Integrated Circuits and Systems. 7, 4 (Sep. 2021). DOI:https://doi.org/10.23075/jicas.2021.7.4.008.