Ko, J.-E., Choi, W.-V., Kim, M.-S. and Chae, J.-H. 2026. Hardware-Efficient Accelerator for Spiking Neural Networks with Synchronous Spike Storage and Weight Address Control. Journal of Integrated Circuits and Systems. 12, 3 (Jul. 2026), 57-62. DOI:https://doi.org/10.23075/jicas.2026.12.3.010.