

# Design of a Current-Controlled Oscillator for Wide-Dynamic-Range, Time-Based, Delta-Sigma Modulator

Young In Kim<sup>1</sup>, Soon Jae Kweon<sup>1,2</sup>, Soh Myung Ha<sup>2</sup>, and Min Kyu Je<sup>a</sup>

Department of Electrical Engineering, Korea Advanced Institute of Science and Technology<sup>1</sup>

Electrical and Computer Engineering, New York University, Abu Dhabi<sup>2</sup>

E-mail: <sup>1</sup>youngin@kaist.ac.kr

**Abstract** – This paper presents a design of 15-stage, current-controlled oscillator (CCO) for wide-dynamic-range, time-based, delta-sigma modulator (DSM). The DSM utilizes a time-based quantizer which consists of ring CCO-based integrator and phase extended quantizer. In order to achieve both high loop-gain of the DSM and low-power consumption of the oscillator, the CCO is designed only with inverter delay-cells. In addition, phase extended quantizer is used to add most-significant bit to the DSM output, increasing resolution of the DSM. The designed DSM also utilizes the inherent clocked-averaging property. As a result, the DSM does not need an external dynamic element matching circuit to reduce the effect of the digital-to-analog converter mismatch. The simulation results show that the center frequency and gain of the CCO are near 1.25 MHz and 949 GHz/A under the bias current of 1.2  $\mu$ A. Through an experiment using the fabricated chip in 65-nm CMOS technology, we confirmed those efficient performances of the designed CCO.

**Keywords**—Analog-to-digital converter (ADC), Current-controlled oscillator (CCO), Delta-sigma Modulator (DSM)

## I. INTRODUCTION

Time-based, delta-sigma modulators (DSMs) have seen rapid progress in researches during the past decade. Since they leverage more digital-like building blocks instead of classical circuits of DSMs, such as operational transconductance amplifier (OTA) and comparators, they can overcome the performance limitation of the analog circuits in technology scaling trends [1].

Typical time-based, DSMs are composed with time-based quantizer using a ring current-controlled oscillator (CCO) or voltage-controlled oscillator (VCO), analog filter, and feedback digital-to-analog converters (DACs) [1–4]. In these structures, ring CCO acts as a quantizer as well as an integrator due to the relationship between the phase and frequency. Thanks to this property, the CCO-based integrators are not limited by the voltage saturation which occurs in active-RC and  $G_m$ -C integrators [1]. In addition, the




Fig. 1. Block diagram of conventional DSM with CCO-based integrator using (a) XOR PD and (b) phase extended quantizer.

resolution of the DSMs can be easily enhanced by simply increasing the number of the CCO stages. However, one of the critical issues of the CCO-based integrator is non-linearity. In order to address this problem, recently proposed time-based, DSMs, implemented the CCO-based integrator in the closed-loop as shown in Fig. 1 [5–6]. Since the input current signals of the CCOs become small signal by the subtraction operation of the feedback loop, large distortions in analog-to-digital converters (ADCs) are significantly reduced. Moreover, the XOR phase detector (PD) and dual-CCOs in Fig. 1 provide intrinsic clocked-averaging property, thereby removing external dynamic element matching (DEM) circuits. However, time-based quantizer only using CCOs and XOR PD [see Fig.1 (a)] has limited range of the phase for stable operation, requiring a large number of CCO stage up to 25 [5]. On the contrary, DSM in Fig.1(b) used phase extended quantizer (PEQ) to provide high resolution with the small number of CCO stages [6]. PEQ generates most significant bit (MSB) of the ADC by detecting lead/lag status between the two CCOs. As a result, it achieved wide phase input range of the quantizer and additional resolution

a. Corresponding author; mkje@kaist.ac.kr

Manuscript Received Aug. 18, 2021, Revised Dec. 15, 2021, Accepted Dec. 15, 2021

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/bync/3.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

by only using 15-stage CCOs. However, their target bandwidths are above one megahertz, burdening the decimation filters when they are used for low-frequency applications such as bio-potential acquisition. Especially, the bandwidth requirement of neural recording integrated circuits (ICs) is 10 kHz to record local field potential and action potential. In addition, the dynamic-range must be larger than 70 dB while achieving high noise efficiency.

In this paper, we demonstrate the design of a 15-stage CCO for wide-dynamic-range time-based, DSM. In order to obtain high resolution, PEQ in [6] is used to digitize the analog signal, but the center frequency of the CCOs and sampling rate are significantly reduced for the neural recording application. This paper also explores CCO gain analysis as well as detailed circuit implementation to achieve high loop-gain of the DSM.

## II. DESIGN AND MEASUREMENT

Fig. 2 shows the schematic view of the designed time-based quantizer for wide-dynamic-range DSM. The quantizer consists of two 15-stage CCOs, D flip-flops (DFFs), XOR PD, and digital logics to perform lead/lag detection. Input current of the quantizer,  $I_{INP}$  and  $I_{INN}$ , changes the frequency and phase of  $CCO_P$  and  $CCO_N$ , and the voltages at each inverter outputs are sampled by DFF. The XOR PD calculates the phase difference between  $CCO_P$  and  $CCO_N$  which is represented by 15-bit thermometer code,  $TH[14:0]$ . The combinational logics in the quantizer generates MSB by extracting the lead/lag status the CCOs. If the phase in the  $CCO_N$  leads that of the  $CCO_P$ , MSB is 1, otherwise MSB remains at 0.

Examples of the time-based quantization performed by two 3-stage CCOs and XOR PD are shown in Fig. 3. Since the number of inverter delay-cell is odd, transitioning points (TPs), such as 11 or 00 as illustrated in Fig. 3, exists in both  $CCO_P$  and  $CCO_N$ . The spatial position of the TP moves along the ring CCO with the speed of the oscillation frequency. Therefore, the location of the TP changes by the input current of the CCO. When  $I_{INP} - I_{INN} = 0$ , TPs of the  $CCO_P$  and  $CCO_N$  are aligned; as a result, the XOR PD generates the thermometer code of 000. If the input current of each CCOs are different,  $I_{INP} - I_{INN} = \Delta I$ , the faster frequency of the  $CCO_P$  makes the position of the TP of the  $CCO_P$  and  $CCO_N$  different, resulting the output code of  $TH[2:0]=001$ .




Fig. 2. Schematic view of the designed time-based quantizer using 15-stage CCOs.




Fig. 3. Examples of the operation of the CCOs and PD.

TABLE I. Target performance of the CCO

Parameters	Specifications
Frequency	1.25 MHz
$K_{CCO}$	> 500 GHz
Bias current	1.2 $\mu$ A
Power	< 10 $\mu$ W

Table I is summarized target performance of the CCO for wide-dynamic-range, time-based, DSM. Since the target bandwidth of the DSM is 10 kHz, the frequency of the CCO is set to be 1.25 MHz where the over-sampling ratio of the DSM is larger than 150. In order to make the signal transfer function of the DSM close to unity and noise transfer function to have a first-order high pass response, the gain of the CCO,  $K_{CCO}$ , must be greater than 500 GHz/A. Bias current and power consumption of the CCO should be low enough because the CCO should be applied in the neural recording IC.

To determine the supply voltage of the quantizer and CCO, we simulate propagation delay, and an average power of the single inverter in both 180-nm and 65-nm CMOS process. The length of the inverters is set to be minimum length in each process, and the width of the NMOS are set to be 360 nm for 180-nm process and 130 nm for 65-nm process, in order to make the ratio of the width and length of the NMOS in both processes as two. The ratio between PMOS and NMOS was set to be four, due to their electron mobility difference. Considering a single-ended ring oscillator structure, inverters having a same width and length with a prior stage are loaded in each structure.

Fig. 4 shows the simulation result of the propagation delay of the inverters which were designed in 180-nm and 65-nm process, respectively. For the case of the 180-nm inverter, the propagation delay drastically increases when the supply voltage is lower than 0.8 V. On the contrary, the 65-nm inverter maintains decent delay performance even though it operates under the 0.4 V supply voltage. In addition, average power consumption of each inverters is simulated and it is shown in Fig. 5. The result shows that the 65-nm process consumes more power when the supply voltage is higher than 1.2 V. However, when the supply voltage is lower than 1.2 V, 65-nm process inverter shows better power consumption. Therefore, we define the supply voltage of the CCO-based quantizer as 0.4 V, considering the power and delay performance.

In order to obtain large  $K_{CCO}$ , we analyze the gain of the ring CCO. When the ring CCO consists of N-stage inverters and input current of  $I_{IN}$ , the oscillation frequency,  $f_{osc}$ , of the CCO can be expressed as [7, 8]:

$$f_{osc} = \frac{I_{IN}/N}{1.05N(V_{SW})C_L} = \frac{I_{IN}}{1.05N^2(V_{SW})C_L} \quad (1)$$

where  $V_{SW}$  is peak-to-peak output voltage of the inverter,  $C_L$  is load capacitor.  $K_{CCO}$  can be obtained by differentiating the equation (1).

$$K_{CCO} = \frac{1}{1.05N^2(V_{SW})C_L} \quad (2)$$

From equation (2),  $K_{CCO}$  is maximized by reducing  $V_{SW}$  and  $C_L$ , which are the function of CMOS width and length. Since the bias current of  $I_{IN}$  is fixed with  $1.2 \mu A$ ,  $V_{SW}$  is determined by the on-resistance ( $R_{ON}$ ) of the transistors in the inverter delay cell.

Fig. 6 shows the simulation result of the CCOs having different inverter length. The length of the inverters ( $L$ ) are varied from 60 nm to 2100 nm, and the widths were selected to set  $V_{SW}$  around 300 mV. Ideal capacitors are attached to each outputs of the delay cells and the value of the capacitors were adjusted, so that the frequency of the all oscillators can become 1.25 MHz when the input current,  $I_{IN}$ , is  $1.2 \mu A$ . The overall results show that the  $K_{CCO}$  at  $I_{IN} = 1.2 \mu A$  increases as  $L$  reduces. This is because the shorter  $L$  reduces  $R_{ON}$  and  $V_{SW}$ , thereby enhancing  $K_{CCO}$  which is described in equation (2). Using a minimum length provides highest  $K_{CCO}$ , but it makes the CCO vulnerable to process variation. For example, if the length of the CMOS is 65 nm, the fabricated length of MOS in each delay cell will more vary than that of the delay cells in the CCO with  $L=400$  nm, because 65 nm is close to photolithography resolution limit. Therefore, we chose  $L$  to be 250 nm to make  $K_{CCO}$  as high as possible while alleviating the process variation.




Fig. 4. Comparison of the simulated propagation delay between 180-nm and 65-nm process inverters.




Fig. 5. Comparison of the simulated average power between 180-nm and 65-nm process inverters




Fig. 6. Simulated transfer curve of the CCO with different inverter length.

The effect of the  $C_L$  is also simulated by changing the capacitance from 35 fF to 200 fF, and the results are described in Fig. 7. Fig. 7 indicate that the load capacitor should be minimized to achieve high  $K_{CCO}$ .

Fig. 8 is the layout of the designed 15-stage CCO. High threshold voltage devices are used to adjust  $V_{SW}$  near 300 mV. The widths of the NMOS and PMOS are chosen to be  $10 \mu m$  and  $40 \mu m$  to achieve the target frequency, even though  $C_L$  includes the parasitic capacitance due to the output buffer. The area of the 15-stage CCO and the output buffers is  $1935 \mu m^2$  which is small enough.

Simulation results of the designed CCO are shown in Fig. 9. The center frequency of the CCO, when  $I_{IN} = 1.2 \mu A$ , is near 1.25 MHz and  $K_{CCO}$  is 949 GHz/A. The linear-input-range of the CCO can be estimated as an input-range where the variation of the  $K_{CCO}$  is within  $\pm 1\%$ . The simulated linear-input-range is  $0.38 \mu A_{PP}$ , indicating that the feedback loop is required to use the CCO for neural recording application.

The designed CCO was fabricated in 65-nm CMOS process and measured under the bias condition of  $I_{IN} = 1.2 \mu A$ . Fig. 10 shows that the fabricated CCO operates with the frequency of 1.27 MHz, which is 0.02 MHz faster than the simulation result. The fabricated CCOs was controlled by the  $G_m$ -cell, which are composed with PMOS input transistors and current sources, and the CCOs and  $G_m$ -cell both shares same power supply because they are cascoded. Since the

fabricated PMOS current source requires larger overdrive voltage than that of the simulation, a voltage across the inverters,  $V_{SW}$ , is reduced. As a result, the operating frequency of the CCO is increased according to equation 1.




Fig. 7. Simulated transfer curve of the CCO with different load capacitance




Fig. 8. Layout of the designed 15-stage CCO





Fig. 9. Simulated (a) output waveform, and (b) gain of the designed 15-stage CCO.




Fig.10. Measured waveform and frequency of the designed CCO

### III. CONCLUSIONS

Design of the CCO for wide-dynamic-range, time-based, DSM was demonstrated in 65-nm CMOS technology. Our CCO achieved a high gain of 949 GHz/A at the oscillation frequency of 1.25MHz while consuming small power. The performance of the designed CCO and comparison with the structures having a similar frequency are summarized in Table II. The results suggest that the designed CCO is suitable for the bio-potential acquisition and neural recording applications.

TABLE II. Performance summary and comparison with prior works

Performance	This work	[9]	[10]
Frequency	1.25 MHz	1.28 MHz	500 kHz
Type of OSC	Ring	Ring	Ring
$K_{CCO}$	949 GHz	N/A	N/A
Supply voltage	0.4 V	0.9 V	1.5 V
Power	570 nW	400 nW	0.4 µW
Process	65-nm CMOS	0.14-µm CMOS	0.35-µm CMOS
Application	ADC	RFID	RFID

### ACKNOWLEDGMENT

This work was supported by the Ministry of Science and ICT, Korea, under Grants 2017M3C7A1028859, 2020M3C1B8A01111568, and IITP-2020-0-01778. The chip fabrication was supported by the IDECC, Korea.

### REFERENCES

[1] S. Li, A. Sanyal, K. Lee, Y. Yoon, X. Tang, Y. Zhong, K. Ragab, and N. Sun, "Advances in voltage-controlled-oscillator-based  $\Delta\Sigma$  ADCs," *IECIE Trans. Elect.*, vol.

E102-C, no.7, pp.509-519, Jul. 2019.

- [2] M. Z. Straayer, and M. H. Perrott, "A 12-Bit, 10-MHz Bandwidth, Continuous-Time  $\Delta\Sigma$  ADC with a 5-Bit, 950-MS/s VCO-based Quantizer," *IEEE J. Solid-State Circuits*, vol. 43, no.4, pp.805-814, Apr. 2009.
- [3] R. T. Baird, and T. S. Fiez, "Linearity Enhancement of Multibit  $\Delta\Sigma$  A/D and D/A Converters using Data Weighted Averaging," *IEEE Trans. Circuits and Systems - II*, vol. 42 no.12, pp.753-762, Dec. 1995.
- [4] M. Park, and M. H. Perrott, "A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time  $\Delta\Sigma$  ADC with VCO-Based Integrator and Quantizer Implemented in 0.13  $\mu\text{m}$  CMOS," *IEEE J. Solid-State Circuits*, vol. 44 no.12, pp.3344-3358, Dec. 2009.
- [5] K. Lee, Y. Yoon, and N. Sun, "A Scaling-Friendly Low-Power Small-Area  $\Delta\Sigma$  ADC with VCO-Based Integrator and Intrinsic Mismatch Shaping Capability," *IEEE J. Emerg. and Sel. Topics in Circuits and Systems*, vol. 5 no.4, pp.561-573, Dec. 2015.
- [6] S. Li, A. Mukherjee, and N. Sun, "A 174.3-dB FoM VCO-based CT  $\Delta\Sigma$  Modulator with a Fully-Digital Phase Extended Quantizer and Tri-level Resistor DAC in 130-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 52 no.7, pp.1940-1952, Jul. 2017.
- [7] J. M. Rabaey, A. Chandrakasan, and B. Nikolic. Digital Integrated Circuits. Pearson, 2003.
- [8] R. J. Baker. CMOS Circuit Design, Layout, and Simulation. IEEE, 2010.
- [9] F. Cilek, K. Seemann, D. Brenk, J. Essel, J. Heidrich, and R. Weigel, " Ultra Low Power Oscillator for UHF RFID Transponder," *Proc. IEEE Int. Frequency Control Symp.*, pp. 418-421, May 2008.
- [10] M.-L. Hsia, Y.-S. Tsai, and O. T. -C. Chen, "An UHF Passive RFID Transponder Using A Low-Power Clock Generator Without Passive Components", *Proc. IEEE Midwest Symp. Circuits Syst.*, vol. 2, pp. 11-15, Aug. 2006.



**Young In Kim** received B.S. degree in electrical engineering from Korea University, Seoul, South Korea, in 2017, and the M.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2019. He was a researcher in the Department of Electrical Engineering, KAIST, from 2019 to 2021.



**Soon Jae Kweon** received the B.S. and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2010 and 2018, respectively.

He was a post-doctoral researcher with Information Engineering and Electronics Research Institute, KAIST, from 2018 to 2020. After finishing the first post-doctoral research, he is now with New York University Abu Dhabi, the United Arab Emirates as a post-doctoral associate. His research aims at designing low-power sensor interface ICs, wireless communication ICs, and data converters for miniature biomedical devices and wireless sensor nodes.



**Soh Myung Ha** is an Assistant Professor at New York University Abu Dhabi, UAE, and a Global Network Assistant Professor of Electrical and Computer Engineering at New York University, New York, NY, USA. He received the B.S. (*summa cum laude*) and the M.S. degrees in Electrical Engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2004 and 2006, respectively. From 2006 to 2010, he worked at Samsung Electronics as a mixed-signal circuit designer for commercial multimedia devices.

After this extended career in industry, he returned to academia as a Fulbright Scholar, and obtained the M.S. and Ph.D. degrees in Bioengineering from the Department of Bioengineering, University of California, San Diego, La Jolla, CA, USA, in 2015 and 2016, respectively. Since 2016, he has been with New York University Abu Dhabi and New York University.

He received a Fulbright Fellowship in 2010 and the Engelson Best Ph.D. Thesis Award for Biomedical Engineering from the Department of Bioengineering, University of California, San Diego in 2016. He has served as an Associate Editor of *Smart Health* (Elsevier), *IEEE Transactions on Biomedical Circuits and Systems*, and *Frontiers in Electronics*, and is currently a member of the Analog Signal Processing Technical Committee and the Biomedical and Life Science Circuits and Systems Technical Committee of the IEEE Circuits and Systems Society. His research aims at advancing the engineering and applications of silicon integrated technology interfacing with biology in a variety of forms ranging from implantable biomedical devices to unobtrusive wearable sensors.



**Min Kyu Je** received the B.S., M.S., and Ph.D. degrees, all in Electrical Engineering, from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1996, 1998, and 2003, respectively.

In 2003, he joined Samsung Electronics, Giheung, Korea, as a Senior Engineer and worked on multi-mode multi-band RF transceiver SoCs for GSM/GPRS/EDGE/WCDMA

standards. From 2006 to 2013, he was with Institute of Microelectronics (IME), Agency for Science, Technology and Research (A\*STAR), Singapore. He worked as a Senior Research Engineer from 2006 to 2007, a Member of Technical Staff from 2008 to 2011, a Senior Scientist in 2012, and a Deputy Director in 2013. From 2011 to 2013, he led the Integrated Circuits and Systems Laboratory at IME as a Department Head. In IME, he led various projects developing low-power 3D accelerometer ASICs for high-end medical motion sensing applications, readout ASICs for nanowire biosensor arrays detecting DNA/RNA and protein biomarkers for point-of-care diagnostics, ultra-low-power sensor node SoCs for continuous real-time wireless health monitoring, and wireless implantable sensor ASICs for medical devices, as well as low-power radio SoCs and MEMS interface/control SoCs for consumer electronics and industrial applications. He was also a Program Director of NeuroDevices Program under A\*STAR Science and Engineering Research Council (SERC) from 2011 to 2013, and an Adjunct Assistant Professor in the Department of Electrical and Computer Engineering at National University of Singapore (NUS) from 2010 to 2013. He was an Associate Professor in the Department of Information and Communication Engineering at Daegu Gyeongbuk Institute of Science and Technology (DGIST), Korea from 2014 to 2015. Since 2016, he has been an Associate Professor in the School of Electrical Engineering at Korea Advanced Institute of Science and Technology (KAIST), Korea.

His main research areas are advanced IC platform development including smart sensor interface ICs and ultra-low-power wireless communication ICs, as well as microsystem integration leveraging the advanced IC platform for emerging applications such as intelligent miniature biomedical devices, ubiquitous wireless sensor nodes, and future mobile devices. He is an editor of 1 book, an author of 6 book chapters, and has more than 300 peer-reviewed international conference and journal publications in the areas of sensor interface IC, wireless IC, biomedical microsystem, 3D IC, device modeling and nanoelectronics. He also has more than 50 patents issued or filed. He has served on the Technical Program Committee and Organizing Committee for various international conferences, symposiums and workshops including IEEE International Solid-State Circuits Conference (ISSCC), IEEE Asian Solid-State Circuits Conference (A-SSCC) and IEEE Symposium on VLSI Circuits (SOVC). He is currently working as a Distinguished Lecturer of IEEE Circuits and Systems Society.