

Ultra-Wideband Pulse Generator with Simultaneous Optimization of Sidelobe Suppression and Essential Bandwidth

Hafiz Usman Mahmood¹, Jusung Kim², and Sang-Gug Lee¹

¹ Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, 34141

² Department of Electronics Engineering, Hanbat National University

E-mail : hafiz.usman@kaist.ac.kr, jusungkim@hanbat.ac.kr, and sglee@ee.kaist.ac.kr

Abstract - Impulse-radio ultra-wideband signaling is being widely used in small-distance, low-power, and low-cost applications such as wireless sensor networks (WSN) and wireless personal area networks (WPAN). This paper presents an on-off keying-driven impulse radio ultra-wideband pulse generator aimed at wireless-powered applications. The proposed impulse-radio ultra-wideband pulse generator is built upon a pseudo-digital architecture, with the core cell being implemented using digital gates to achieve the desired timing delay. To eliminate the need for an external pulse-shaping filter, a pulse-shaping scheme based on the power transistor sizing technique is exploited to generate a broadband pulse with triangular envelope; ensuring enhanced sidelobe suppression in compliance with the FCC spectral mask for UWB communications and extended signal bandwidth to utilize the given spectrum more efficiently. The prototype pulse generator is implemented in 65-nm RF CMOS technology with TSMC 65nm GP process. The measurement results show an energy consumption of 34-pJ/pulse with a pulse amplitude of 580-mVpp, a 10-dB bandwidth of 1.14 GHz, and more than 30-dB sidelobe suppression in the DC-2.8 GHz band.

Keywords—Impulse Radio (IR), pulse generator (PG), sidelobe suppression, ultra-wideband (UWB)

I. INTRODUCTION

Impulse Radio Ultra-Wideband (UWB) transceivers have been an intense area of research since the Federal Communication Commission (FCC) issued a large 7.5 GHz band (3.1-10.6 GHz) for unlicensed spectrum utilization. IR-UWB is a promising technology for high data rate communication and allows definite localization and positioning capabilities along with low power spectral density and very low effective isotropic radiated power (EIRP) levels [1].

The FCC spectral mask for UWB communication maintains a maximum EIRP level of the transmitted pulse

below -41.3 dBm per 1MHz resolution bandwidth in DC-960 MHz and 3.1-10.6 GHz. From 0.96-3.1 GHz, different emission levels have been specified for both indoor and outdoor communications to avoid the interference of generated pulse with already present standards (e.g., Wi-Fi at 2.4 GHz), with the most important being the band from 960 MHz to 1.61 GHz and the edge of spectral mask at 3.1 GHz, where the signal level must be 34 dB and 20 dB lower as compared to the maximum allowed EIRP level, respectively, for outdoor communication [1].

The amount of sidelobe suppression required to meet the spectral mask depends on the shape of the pulse. The UWB pulse with a rectangular envelope is only able to provide 13 dB of first sidelobe suppression as compared to the pulse frequency. Hence, an extra filter [2], [3], or some other pulse shaping scheme [4] is required to lower the side-signal level. The triangular envelope, however, provides better suppression, with the first sidelobe being 26 dB lower than the pulse center frequency [5], which is a significant improvement over the rectangular shaping. Alternatively, it can be stated that the triangular shaping possesses inherent band-pass filtering characteristics, which helps eliminate the use of external filters.

Generally, three distinct approaches are adopted to obtain a UWB pulse with the desired characteristics: high-order filtering [6], mixing [7], and edge combination [8]. In the filtering technique, the signal from the pulse generator is delivered to the output through a pulse-shaping filter to meet the spectral regulations. The spectrum mixing approach is similar to the traditional narrowband transmitter and consists of a local oscillator (LO) and a mixer. Both filtering and mixing techniques demand a large on-chip area to accommodate the passive components. The edge-combination approach utilizes delay lines (DL) to generate a UWB pulse by combining multiple Gaussian monocycles. The propagation delay of an inverter-based DL governs the width of the Gaussian monocycle, and the cascade of such DLs can be utilized to generate a high-order UWB pulse with the shape of the envelope being controlled by the output pulse driver.

In this work, we take a mathematical approach to pulse-shaping envelopes while comparing them in terms of sidelobe suppression and essential bandwidth. The

a. Corresponding author; jusungkim@hanbat.ac.kr

Manuscript Received Apr. 3, 2023, Revised May. 23, 2023, Accepted May. 25, 2023

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/by-nc/4.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.




Fig. 1. Schematic illustration of the proposed pulse generator




Fig. 2. Schematic of the delay cell implementation and its timing diagram

implementation of the triangular-shaped UWB pulse generator using a pseudo-digital, edge-combination technique along with power transistor scaling improves the sidelobe suppression and essential bandwidth simultaneously. The RLC tank approximating the Gaussian mono-cycle obviates the need of the impedance matching network. In terms of the essential bandwidth, data rate, and the interference rejection, the proposed architecture and its simulation results outperform the previous works [5], [9], [10].

II. PROPOSED UWB PULSE GENERATOR

Fig. 1 shows the proposed pulse generator fundamental with schematic illustration, in which the triangular enveloped pulse is generated by controlling the amount of oscillation amplitude of LC tank through a trans-conductor, G_m , where G_m consists of multiple transistors in parallel, each having a linearly varying trans-conductance. Each of the individual digital gates in the square wave at the input G_m stage are generated through a cascade of inverter based delay lines (DLs). By tuning the propagation delay through a DL and the oscillation frequency of LC tank, a UWB pulse with the desired triangular shape can be achieved.

The pulse generation scheme described in Fig. 1 can be best explained by analyzing the properties of an LC tank, with the most important being the quality factor, which determines the effective pulse width (and hence, the bandwidth), and the output matching.

Multiple rectangular pulses are generated by cascaded delay cells. Then, Fig. 2 shows the delay cell implementation and its timing diagram to realize the V_{switch} , which is the single rectangular pulse with ON duration, τ . The NMOS devices in the AND gate have been strengthened by two times to support the transition from 11 to 10 or 01.




Fig. 3. Schematic of the delay line (left) and simulated timing delay as the function of the tuning voltage




Fig. 4. Full schematic of the proposed UWB pulse generator

Each delay line comprises the cascaded inverter stages with tail NMOS devices as source degeneration components. Its specific circuit diagram and simulated timing delay as the function of the tuning voltage are provided in Fig. 3. Each of these NMOS devices is used to modify the propagation delay of the respective inverter, which further changes the time delay of the DL. After applying a step input at A, the output at N appears after a delay, which is approximately equal to the sum of the individual inverter delays.

Fig. 3 also presents the variation of line delay as a function of tuning voltage (V_{tune}). The increase in tuning voltage reduces the line delay, and desired delay time is 125 ps to place the main lobe of the pulse at the center frequency of 4 GHz for a 3-5 GHz UWB band. The simulation results show that the tuning voltage of around 670 mV places the inverter delay at the desired time and can be further tuned during the measurement.

The full schematic of the proposed UWB pulse generator is illustrated in Fig. 4. To ensure that the output pulse is triangular shaped, the bridging transistors from B to H are linearly scaled. A linear increase in the size of transistors ensure that for a fixed V_{GS} , the transconductance, G_m , of each transistor increases linearly. Hence, for the transistors from B to E, the size of transistors increases, while from F to H, it decreases. The amplitude of the output UWB pulse is proportional to the peak value of the injection current, i_{inj} , the value of which is governed by the size of transistor E. The total current is combined at the drain terminals of the transistors and provided to an RLC tank with an on-chip inductor. The quality-factor modified resistor presents the output impedance to match the UWB antenna off-chip [11].

III. RESULTS AND DISCUSSIONS

Fig. 5 presents a graphical comparison of power spectral




Fig. 5. Power spectrum density (PSD) of various shaping schemes with envelope width fixed at 2 ns

TABLE I. Comparison of various shaping envelopes

Envelopes	Sidelobe Suppression (dB)	-10 dB Bandwidth (MHz)	EBW (MHz)
Rectangular	12.8	735	1000
Triangular	26.6	1114	2000
Sine	23.0	1018	1500
Sine-squared	31.4	1268	2000




Fig. 6. Chip micrograph of the proposed UWB pulse generator.

densities (PSDs) of various pulse shaping functions. Table I provides a comparison of potential pulse shaping schemes in terms of the sidelobe suppression, the 10 dB bandwidth, and normalized essential bandwidth (EBW). The total width of all the envelopes was normalized to 2 ns to ensure a proper comparison. These results, being based on MATLAB simulations, show that the triangular envelope surpasses the rectangular one in terms of performance. A potential pulse-shaping envelope can be sine-squared, $\sin^2(t)$, which provides enhanced performance in comparison to triangular shaping. However, digitally shaping a pulse with a sine-squared envelope shape is relatively tedious as compared to the analog approach, where an analog multiplier can be used to generate the sine-squared envelope. However, such




Fig. 7. Measurement setup



Fig. 8. Output matching performance of the proposed UWB pulse generator




Fig. 9. Output transient waveform of the proposed UWB pulse generator.




Fig. 10. Power spectrum density (PSD) of the proposed UWB pulse generator

The prototype chip, shown in Fig. 6, has been fabricated in a 65-nm CMOS process. The measurements of the chip were performed at $V_{DD} = 0.9 V$. Fig. 7 shows the measurement setup to test the performance of the proposed

Table II. Performance Comparison

	V_{pp} (mV)	PW (ns)	BW_{-10dB} (GHz)	f_c (GHz)	SLS (dB)	ECPP (pJ)	η (%)
This Work	580	1.75	1.14	4	> 30	34	3.9
[5]	160	3.5	520	3.8	> 25	16.8	1.33
[10]	610	2	500	3.8	≈ 14	249	0.75
[12]	400	2	737	3.39	≈ 13	19	4.2
[13]	< 100	2	700	4	≈ 14	22.6	0.22




Fig. 11. Energy consumption per pulse vs. pulse repetition frequency (PRF).

UWB pulse generator. The 1 MHz clock is applied from a function generator, while the output spectrum was measured with Keysight N9010A spectrum analyzer. Fig. 8 shows the measured output matching (S_{22} , reflection coefficient) performance of the proposed UWB pulse generator. Due to the embedded matching network, which is composed of an on-chip inductor and additional resistive load, the pulse generator shows a stable and broadband output matching performance around 3-5 GHz UWB frequency band.

Output transient waveform and the PSD of the pulse generator is shown in Fig. 9 and Fig. 10, respectively. The bonding-wire inductance value is assumed to be around 0.6 nH to 1.5 nH and, thus, two extreme values are used for post-layout simulation with minor variations in the output transient waveform. Peak-to-peak pulse amplitude is simulated to be 580 mV with 1.5 nH bond-wire inductor while the PSD is well below the UWB spectrum mask at 1 MHz PRF. A discrepancy can be observed between the post-layout simulated and the calculated PSD of the proposed triangular shaped pulse generator at frequencies above 6 GHz. This difference arises due to higher-order effects, like the effect of wirebond inductance, insufficient on-chip supply decoupling capacitor, and process variations, due to which the pulse shaping deviates from an ideal triangular shaping. The baseline energy consumed by the individual delay cell is 1.7 pJ while the rest of the total energy contribution depends on the size of the bridging power transistor, with the largest being consumed by the middle one. Fig. 11 shows the post-layout simulated dependence of energy consumption per pulse as the PRF increases. The energy consumption is sensitive to lower PRF, but it almost saturates at higher PRFs.

Table II shows the comparison of the proposed UWB pulse generator with the related works. Owing to the triangular shaping scheme, the propose pulse generator provides more than 30 dB of sidelobe suppression (SLS), which is the highest among the related works, and a competitive energy efficiency, η , of 3.9%. Even though the

work in [12] provides the highest η , it has poor sidelobe suppression as compared to this work. Furthermore, the proposed pulse generator has the widest bandwidth as compared to the related works, thanks to the triangular shaping scheme.

IV. CONCLUSION

In this work, we presented a triangular enveloped ultra-wideband pulse generator aimed at IR-UWB applications. A comprehensive analysis has been presented, both describing the characteristics of commonly employed pulse shaping schemes and design considerations for developing the architecture. A pseudo-digital architecture is adopted to generate the UWB pulse with the heart of the circuit being inverter-based cascaded delay cells which generate switching pulses. The pulse center frequency governs the width of each of these pulses. An RLC tank approximates the Gaussian mono-cycle depending on the quality factor of the tank. The amplitude of these mono-cycles is dependent on the current injected into the tank, which has been controlled by the size of the power transistors. Implemented in 65-nm CMOS technology with a 0.9 V power supply, the measurement results show more than 30 dB sidelobe suppression in the DC-2.8 GHz band, while satisfying the FCC spectral mask. The output voltage swing is 580 mV (peak-to-peak) with a 10 dB bandwidth of 1.14 GHz and 34 pJ of energy consumption per pulse. The results show an energy efficiency of 3.9%, which is competitive with the recently published works.

ACKNOWLEDGMENT

The chip fabrication and EDA Tool were supported by the IC Design Education Center. This work was supported by the Institute of Information and Communication Technology Planning and Evaluation (IITP) grant funded by the Korea Government (MSIT, Brain Implanted Bio-Telemetry Platform for Brain Signal Sensing and Monitoring) under Grant 2017-0-00659. This research was supported by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Education (2021R111A3044182). This work was also supported by the National Research Foundation of Korea (NRF) grant funded by the Korean Government (MIST) (No. 2022R1A4A3029433)

REFERENCES


- [1] I. Oppermann, M. Hamalainen, and J. Iinatti, UWB: Theory and Applications. John Wiley & Sons, 2005.
- [2] L. Smaini et al., "Single-chip CMOS pulse-generator for

- UWB systems,” IEEE Journal of Solid-State Circuits, vol. 41, no. 7, pp. 1551-1561, 2006.
- [3] Y. J. Bae, C. S. Cho, and Y.-J. Kim, “A CMOS UWB OOK pulse generator with multiple pulses per bit,” Microwave and Optical Technology Letters, vol. 57, no. 5, pp. 1177-1179, 2015.
- [4] P. P. Mercier, D. C. Daly, and A. P. Chandrakasan, “An energy-efficient all-digital UWB transmitter employing dual capacitively-coupled pulse-shaping drivers,” IEEE Journal of Solid-State Circuits, vol. 44, no. 6, pp. 1679-1688, 2009.
- [5] A. T. Phan et al., “Energy-efficient low-complexity CMOS pulse generator for multiband UWB impulse radio,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 11, pp. 3552-3563, 2008.
- [6] S. Sim, D.-W. Kim, and S. Hong, “A CMOS UWB pulse generator for 6-10 GHz applications,” IEEE Microwave and Wireless Components Letters, vol. 19, no. 2, pp. 83-85, 2009.
- [7] L. Zhou et al., “A 2-Gb/s 130-nm CMOS RF-correlation-based IR-UWB transceiver frontend,” IEEE Transactions on Microwave Theory and Techniques, vol. 59, no. 4, pp. 1117-1130, 2011.
- [8] M. J. Zhao, B. Li, and Z. H. Wu, “20-pJ/pulse 250 Mbps low-complexity CMOS UWB transmitter for 3-5 GHz applications,” IEEE Microwave and Wireless Components Letters, vol. 23, no. 3, pp. 158-160, 2013.
- [9] J. Ryckaert et al., “Ultra-wideband transmitter for low-power wireless body area networks: Design and evaluation,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 52, no. 12, pp. 2515-2525, 2005.
- [10] M. Crepaldi, C. Li, J. R. Fernandes, and P. R. Kinget, “An ultrawideband impulse-radio transceiver chipset using synchronized-OOK modulation,” IEEE Journal of Solid-State Circuits, vol. 46, no. 10, pp. 2284-2299, 2011.
- [11] G. Shin et al., “A deionized water-infilled dual-layer insulator-applied brain-implanted UWB antenna for wireless biotelemetry application,” IEEE Transactions on Antennas and Propagation, vol. 70, no. 8, pp. 6469-6478, 2022.
- [12] O. Novak, C. Charles, and R. B. Brown, “A fully integrated 19 pJ/pulse UWB transmitter for biomedical applications implemented in 65 nm CMOS technology,” in IEEE International Conference on Ultra-Wideband, pp. 72-75, 2011.
- [13] Y. Park and D. D. Wentzloff, “An all-digital 12 pJ/pulse 3.1-6.0 GHz IR-UWB transmitter in 65nm CMOS,” in IEEE International Conference on Ultra-Wideband, vol. 1, pp. 1-4, 2010.



Hafiz Usman Mahmood received a B.E. degree in electrical engineering from the National University of Sciences and Technology (NUST), Islamabad, Pakistan, in 2016, and an M.S. degree in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2019, where he is currently pursuing the Ph.D. degree.

His current research interests include the design of broadband transceiver circuits based on CMOS technology.



Jusung Kim received the B.S. degree (with highest Hons.) from Yonsei University, Seoul, South Korea, in 2006, and the Ph.D. degree from Texas A&M University, College Station, TX, USA, in 2011, both in electrical engineering.

In 2008, he was an Analog Integrated Circuit Design Engineer with the Texas Instruments

Incorporated, Dallas, TX, USA, where he designed an RF front end for a multistandard analog and digital TV silicon tuners. From 2011 to 2015, he was with the Qualcomm Technologies Inc., San Diego, CA, USA, where he designed radio frequency integrated circuits (RFIC) products for 3G and 4G cellular systems. He is currently an Associate Professor with the Department of Electronics and Control Engineering, Hanbat National University, Daejeon, South Korea. His current research focuses on the design and fabrication of low-power integrated circuits for communication and biomedical applications.

Dr. Kim was an Associate Editor for the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II—EXPRESS BRIEFS from 2014 to 2015. He is currently an Analog Signal Processing Technical Committee Member of IEEE Circuits and Systems Society.



Sang-Gug Lee (Member, IEEE) received a B.S. degree in electronic engineering from Kyungpook National University, Daegu, South Korea, in 1981 and an M.S. and Ph.D. degrees in electrical engineering from the University of Florida, Gainesville, FL, USA, in 1989 and 1992, respectively.

In 1992, he joined Harris Semiconductor, Melbourne, FL, USA, where he was involved in silicon-based radio frequency (RF) integrated circuit designs. From 1995 to 1998, he was an Assistant Professor at the School of Computer and Electrical Engineering, Handong University, Pohang, South Korea. From 1998 to 2009, he

was a Professor at the Information and Communications University, Daejeon, South Korea. Since 2009, he has been a Professor with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon. He served as the Research Director for the Auto-ID Laboratory KAIST, from 2005 to 2010. In 2007, his laboratory was selected as a National Research Laboratory. Since 2012, he has been serving as the Director for the Future Promising Fusion Technology Pioneer Center, leading a research group in the area of silicon-technology-based terahertz integrated circuit (IC) design. His current research interests include complementary metal-oxide-semiconductor (CMOS)-based radio frequency (RF), analog, and mixed-mode IC designs for various radio transceiver applications, low-power transceivers, extreme high-frequency (terahertz) circuit design based on CMOS technology, and other analog integrated circuit designs such as display semiconductors, power management ICs, and automotive ICs. Dr. Lee served as a Technical Committee member for IEEE ISSCC of the Wireless Communication Technology Committee from 2005 to 2009.