Digital Foreground Self-Calibration of Capacitor Mismatch for SAR ADCs

In-June Yeo and Byung-Geun Lee
Analog and Mixed-signal Integrated Circuit design Laboratory
School of Electrical Engineering and Computer Science, Gwangju Institute of Science and Technology (GIST)
E-mail: injuneyeo@gist.ac.kr

Abstract - This paper presents foreground digital self-calibration technique for successive approximation resistor (SAR) analog to digital converters (ADCs) is proposed and verified with simulations. Recent advances in complementary metal oxide semi-conductor (CMOS) technologies and an asynchronous switching allows SAR ADCs to be utilized in a variety of applications. In SAR ADCs, the ADC linearity is mainly limited by capacitor random variation which heavily depends on integrated circuits(IC) processes. The proposed calibration technique effectively averaged out capacitor mismatch errors by taking advantages of anti-symmetric property of mismatch errors in SAR ADCs. This calibration technique significantly reduces capacitor mismatch errors without resorting extensive computation or dedicated circuits. A 12-bit 50 MS/s ADC fabricated in a 65nm CMOS process occupies a die area of 0.12 mm$^2$. After calibration, a signal-to-noise distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are improved from 44.12 dB to 72.85 dB and 50.59dB to 96.47dB, respectively.

I. INTRODUCTION

Recent advances in CMOS technologies and an asynchronous switching allow successive approximation register (SAR) analog-to-digital converters (ADCs) to be utilized in a variety of (wideband) applications. In SAR ADCs, the ADC linearity is mainly limited by capacitor mismatch which heavily depends on IC processes. Numerous digital calibration techniques [1-16] have been developed to recover the ADCs linearity beyond the process limit. Those techniques are classified into based on how to errors are corrected. The most common approach is measuring the value of the capacitor weight which is represented by set of digital coefficients. In [1], the weights are obtained by using least-mean-square (LMS) algorithm that minimizes the difference between the two ADC output conversion results. After calibration nonlinearities adaptively equalize to accurate reference ADC. In [2], a small capacitor is used in capacitive digital to analog converter (CDAC) to insert an analog offset signal in signal path. Since same input sampled twice by as single ADC with different sign of the offset, difference can be translated into chance to correct the capacitor weights error. The error can be minimized by LMS algorithm. In [3], use the capacitor in CDAC to introduce a dithering signal and obtain the weight by correlating the output with the pseudo-random dithering sequence. Even though those techniques are effective method to remove capacitor mismatch, it comes at the cost of degraded conversion speed [2], dynamic range [3], and additional reference ADC [1].

In this letter, a digital calibration technique which improves capacitor mismatch with little modification from a conventional SAR ADC is proposed and verified with simulations. Due to property of SAR ADC which will be explained next section, it is possible to improve accuracy of estimated weights by utilizing only averaging. For this reason, the computation complexity associated with post processing is lower than previous techniques using LMS and long pseudo-random sequence. Also it is able to significantly reduce digital circuitry overhead and speed of convergence.

II. PROPOSED DIGITAL CALIBRATION TECHNIQUE

A. Principle of proposed digital calibration

Fig. 1 shows an N-bit conventional SAR ADC employing a binary-weighted SCDAC and an output waveform of the SCDAC. The SCDAC output ($V_{SCDAC}$) increases or decreases by a certain voltage, which is called a weight, depending on the comparator's decision, as conversion proceeds. Denote $W_k$ as the weight associated with the SCDAC capacitor $C_k$. The ADC input can be easily reconstructed by using $W_k$ as follows

$$V_{in}(n) = \frac{V_{REF}}{2} + \frac{1}{2} \sum_{i=0}^{k-1} \left[ D_i \cdot W_{i+1} \right] + V_Q$$

where $D_i$ ($D_i \in \{0, 1\}$) is the i-th bit value of the ADC output and $V_Q$ is the ADC quantization noise. Even though $W_k$ is supposed to be equal to $V_{REF}/2^{N-k}$ for a binary-weighted capacitor array, the actual $W_k$ is deviated

a. Corresponding author; bglee@gist.ac.kr

Copyright ©2016 IDEC All rights reserved.

This is an Open-Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (http://creativecommons.org/licenses/by-nc/3.0/) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.
from the desired value due to capacitor mismatch. For a
given capacitor mismatch between C_k and the rest of the
DAC capacitor (ΔC_k), the mismatch induced error on W_k
can be either one of the two small voltages having equal
amplitude but opposite polarity, i.e., +ΔW_k and -ΔW_k. Thus
W_k becomes ±(V_{REF}/2^{N-k} + ΔW_k) and (1) can be rewritten as

\[ V_{E}(n) = \frac{V_{REF}}{2} - \frac{1}{2} \sum_{i=0}^{N-1} \left( -1 \right)^{i+1} \left( \frac{V_{REF}}{2^{i}} \pm \Delta W_{i} \right) + V_{Q} \]

where \( V_{DAC}(n) \) is an analog representation of the ADC output 'D_0D_1...D_{N-1}' using the desired weights and \( V_{E}(n) \) is the sum of all weight errors.

The calibration technique is derived from the observation that once ΔW_k is fixed for a given ΔC_k, \( V_{E} \) is solely determined by a digital code and is always antisymmetric around \( V_{REF}/2 \) because the ADC output is also antisymmetric around mid-code. As a result, an average of \( V_{E} \) approaches zero as the ADC input is swept from 0 to \( V_{REF} \).

\[ V_{DAC}(n) = V_{REF} \left( \frac{C_{T} - C_{k}}{C_{T}} \right) \cdot V_{IN}(n) \]

In ideal case of SAR ADC, the V_{IN}(n) is zero and V_{Q}(n) represents quantization error less than ±LSB/2 for a conventional SAR ADC. However, due to capacitor mismatch total error term in (4) no longer less than ±LSB/2 and limit the accuracy of calibration. But it can be defined by ideal quantization error and input correlated raw digital output with capacitor mismatched error components.

\[ V_{e} = (-1)^{k} \cdot \Delta W_{k} + (-1)^{k} \cdot \Delta W_{k} + \ldots + (-1)^{k+1} \cdot \Delta W_{k} \]

The next step toward calibrating capacitor nonlinearities is that subtract the V_{IN} information from the step A. During the step B (refer to Fig. 3. (b)). In the sample phase, the top-plates are connected to V_{CM} and bottom-plates of the selected capacitor C_k is connected to positive reference V_{REF}, while all other bottom-plates of capacitor are connected to V_{IN}. After sample, all capacitor bottom-plates are reset to V_{CM}. The top plates are floating and settle to V_{SCDAC(n)}

\[ V_{SCDAC}(n) = V_{REF} \left( \frac{C_{T} - C_{k}}{C_{T}} \right) \cdot V_{IN}(n) + V_{E}(n) + V_{Q}(n) \]
The third term on right hand side of (6) represents k-th capacitor weight (W_k) which is charged by positive reference. The ADC converters V_{SCDAC(n+1)} into a digital code and V_{DAC(n+1)} becomes as follows

\[ V_{DAC(n+1)} \approx V_{REF} \left( \frac{C_k - C_i}{C_i} \right) V_{C}(n+1) - W_k + V_{C}(n+1) + V_{C}(n+1) \]  

(7)

W_k can be estimated by subtracting (4) from (7) and taking average of the subtracted value over number of M samples.

\[ W_k = \frac{1}{M} \sum_{n=0}^{M-1} \left[ V_{DAC}(n) - V_{DAC}(n+1) \right] = \left( \frac{C_k - C_i}{C_i} \right) \frac{1}{M} \sum_{n=0}^{M-1} \left[ V_{C}(n) - V_{C}(n+1) \right] \]

(8)

In the right hand side of (8), the average value of V_{IN(n)}-V_{IN(n+1)} is almost negligible because the ramp speed is set to be slow so that the input sample-to-sample variation is kept well below one LSB (i.e., 0.01·LSB). The average values of V_{D}(n)-V_{D}(n+1) and V_{Q}(n)-V_{Q}(n+1) are also negligibly small due to the aforementioned antisymmetric property of capacitor mismatch errors and random nature of quantization process, respectively. This process is repeated until all the weights are calculated. For the sake of simplicity, a binary-weighted capacitor array has been adapted in the above analysis, but simulations have been performed with a non-binary capacitor array to avoid a missing decision level as in [4]. The principle procedure of calibration algorithm is shown in Fig. 4.

### III. PREREQUISITE CONDITION OF PROPOSED DIGITAL CORRECTION

#### A. Calibration with sinusoidal signal

Calibrating the ADC with a sinusoidal signal is much more cost-effective and convenient, since a slow ramp signal is often generated with a current source and a big capacitor, which take up considerable amount of die area. Also, it is difficult to implement a ramp signal with high linearity. Another difficulty associated with using a ramp is that it is difficult to quantify its distortion levels. On the other hand, sinusoid input can be generated with very low distortion and distortion level can easily be quantified by taking the FFT of the waveform.

However, the calibration technique works with a sinusoidal signal at the cost of slightly increased computational complexity. The calibration process is the same as the one using a ramp signal except that (8) is performed recursively using the estimated W_k. Simulation results reveal that VE is not perfectly antisymmetric and cannot be removed entirely by averaging V_{DAC(n)}-V_{DAC(n+1)} with a sinusoidal signal. However, it can be significantly reduced by performing two additional steps. First, V_{DAC(n)} and V_{DAC(n+1)} are recalculated by using the estimated W_k from Equation (8), and then their sample-to-sample differences are averaged again over number of M samples to update W_k. Accuracy of the ADC outputs reconstructed by using the updated W_k is almost the same as the ones calibrated with a ramp signal.
B. Calibration redundancy

Instead of a conventional binary weighted CDAC scheme, this SAR ADC adopts redundancy to have tolerance to both dynamic and static sources during the conversion. Binary search process has no error tolerance capability for conversion because every analog input has its own corresponding digital output code like a one-to-one mapping function. However, sub-radix 2 scheme has redundancy that provides room for making CDAC settling error such that these errors can be corrected in the later conversion steps.

To make the illustration easy, let us assume only the MSB capacitor ($C_N-1$) suffers mismatch error, while other capacitors are ideal. This boils down to two scenarios. In the first scenario, MSB capacitor is greater than the nominal, which is referred to as super-radix-2. In this case, MSB capacitor is greater than the sum of the rest of the capacitor in the CDAC, which causes a transfer curve shown in Fig. 5 (b). In the horizontal misalignment, there are multiple decision levels mapped to a single digital code. As the analog information is lost and digital correction does not create decision levels, fatal (digitally uncorrectable) analog to digital conversion errors occur. In contrast, in sub-radix-2 case, MSB capacitor is less than its nominal value. As MSB capacitor is less than the sum of other capacitors in the CDAC, it results in missing codes instead. As shown in Fig. 5 (c), one analog input could be mapped onto multiple digital codes while some of the digital codes would never show up at the ADC outputs in normal cases. However, the error is digitally correctable, because the analog information is preserved.

Maximum radix and minimum number of conversion step are determined by standard deviation of given process productor. Knowing intuitively, large capacitor mismatch requires large redundancy to tolerate, resulting in small radices and more conversion steps. Taking a 12-bit SAR ADC for example, the relationship between standard deviation, number of conversion step ($M$), and maximum radix is summarized in Table I.

### IV. RESULTS

Cadence simulations of a 12-bit SAR ADC employing a non-binary SCDAC with a radix-1.86 were performed to demonstrate the effectiveness of the calibration technique. With 10% capacitor mismatch, approximately 400,000 digital codes were collected to estimate $W_k$. Table 2 show the estimation of capacitor weight using the proposed calibration algorithm. Fig.6 shows the dynamic performance of the ADC before and after calibration. The spurious-free dynamic range (SFDR) goes from 50.59 dB to 96.47 dB, the signal to noise distortion ratio (SNDR) is improved from 44.12 dB to 72.85 dB in ramp input condition. Fig.7 shows the dynamic performance of the ADC before and after calibration in case of sinusoidal input condition. Fig.8 shows the simulated SFDR and SNDR learning curves depend on input range.

![Fig. 5. Transfer curves with radix-2.](image)

(a), super-radix-2 (b), sub-radix-2,(c) in MSB

<table>
<thead>
<tr>
<th>Variation (σ)</th>
<th>Radix (α)</th>
<th>M (ENOB=11)</th>
<th>M (ENOB=12)</th>
<th>M (ENOB=13)</th>
</tr>
</thead>
<tbody>
<tr>
<td>20%</td>
<td>1.59</td>
<td>17</td>
<td>18</td>
<td>19</td>
</tr>
<tr>
<td>15%</td>
<td>1.66</td>
<td>15</td>
<td>17</td>
<td>18</td>
</tr>
<tr>
<td>10%</td>
<td>1.75</td>
<td>14</td>
<td>15</td>
<td>16</td>
</tr>
<tr>
<td>5%</td>
<td>1.86</td>
<td>13</td>
<td>14</td>
<td>15</td>
</tr>
<tr>
<td>0%</td>
<td>2</td>
<td>11</td>
<td>12</td>
<td>13</td>
</tr>
</tbody>
</table>

![Fig. 6. SAR ADC output spectrums before and after calibration](image)

![Fig. 7. SAR ADC output spectrums before and after calibration with sine input](image)
V. CONCLUSIONS

A foreground digital self-calibration technique has been described. The calibration technique improves capacitor matching without using additional circuit and extensive computation. The circuitry overhead of the calibration is reasonably small compared to previous works, thus proving its practicality. Applied to a 12-bit SAR ADC with 10% capacitor mismatch, SNDR is increased from 44.12 dB to 72.85 dB, resulting in 4.77-bit improvement of ENOB. Improved the ADC linearity and area efficiency will bring the current state-of-the art ADC design with comparable performance by an order of magnitude.

ACKNOWLEDGMENT

The CAD tools were supported by the IC Design Education Centre (IDEC), Korea.

REFERENCES


In-June Yeo received the B.S degree in electronic engineering from Dongguk University, Seoul, Korea, in 2011. He is currently working toward the Ph.D degree in school of electrical engineering and computer science at Gwangju Institute of Science and Technology (GIST). His research interests include data converters and mixed-signal circuit and system design.

Byung-Geun Lee (S’04-M’08) received the B.S. degree in electrical engineering from Korea University, Seoul, Korea, in 2000. He received the M.S. and the Ph.D. degrees in electrical and computer engineering from the University of Texas at Austin in 2004 and 2007, respectively.

From 2008 to 2010, he was a senior design engineer at Qualcomm Incorporated, San Diego, CA, where he had been involved in the development of various mixed-signal ICs. Since 2010, he has been with Gwangju Institute of Science and Technology (GIST), and currently he is an professor at the school of electrical engineering and computer science. His research interests include high-speed data converters, CMOS image sensors, and neuromorphic system design.