Jeong HS, Cho SH. Word-line and Charge-pump modeling of NAND Flash using Standard CMOS Logic Process. JICAS [Internet]. 2021Sep.30 [cited 2024Apr.25];7(4). Available from: http://jicas.idec.or.kr/index.php/JICAS/article/view/73