Jeong, Hyun Sik, and Seong Hwan Cho. “Word-Line and Charge-Pump Modeling of NAND Flash Using Standard CMOS Logic Process”. Journal of Integrated Circuits and Systems 7, no. 4 (September 30, 2021). Accessed April 27, 2024. http://jicas.idec.or.kr/index.php/JICAS/article/view/73.