Lee, J.-C., and J.-H. Chae. “Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/S Area Efficient PRBS Checker in 65-Nm CMOS Process”. Journal of Integrated Circuits and Systems, Vol. 10, no. 1, Jan. 2024, doi:10.23075/jicas.2024.10.1.007.