Lee, S. Y. “Delay Study by Parasitic Capacitance Caused by Inverter Layout”. Journal of Integrated Circuits and Systems, Vol. 6, no. 2, Apr. 2020, doi:10.23075/jicas.2020.6.2.003.