J.-C. Lee and J.-H. Chae, “Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/s Area Efficient PRBS Checker in 65-nm CMOS Process”, JICAS, vol. 10, no. 1, Jan. 2024.