S. Y. Lee, “Delay Study by Parasitic Capacitance Caused by Inverter Layout”, JICAS, vol. 6, no. 2, pp. 12-16, Apr. 2020.