JEONG, H. S.; CHO, S. H. Word-line and Charge-pump modeling of NAND Flash using Standard CMOS Logic Process. Journal of Integrated Circuits and Systems, v. 7, n. 4, 30 Sep. 2021.