LEE, J.-C.; CHAE, J.-H. Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/s Area Efficient PRBS Checker in 65-nm CMOS Process. Journal of Integrated Circuits and Systems, v. 10, n. 1, 1 Jan. 2024.