Lee, J.-C., & Chae, J.-H. (2024). Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/s Area Efficient PRBS Checker in 65-nm CMOS Process. Journal of Integrated Circuits and Systems, 10(1). https://doi.org/10.23075/jicas.2024.10.1.007