Lee, J.-C.; Chae, J.-H. Design of 2.5-Gb/s Parallel PRBS Generator and 4-Gb/S Area Efficient PRBS Checker in 65-Nm CMOS Process. JICAS 2024, 10.