Lee, S.Y. 2020. Delay Study by Parasitic Capacitance Caused by Inverter Layout. Journal of Integrated Circuits and Systems. 6, 2 (Apr. 2020). DOI:https://doi.org/10.23075/jicas.2020.6.2.003.