

Analysis of the Power Conversion Modes for Power-Efficient Energy Harvesting Interfaces

Hyun Jin Kim¹ and Chul Woo Kim^a

Department of Electrical Engineering, Korea University

E-mail : ¹khj@kilby.korea.ac.kr

Abstract – This paper analyzes the power conversion efficiency of conventional buck and buck-boost modes for power-efficient energy harvesting interfaces. In the state-of-the-art energy harvesting interfaces, they transfer harvested power mostly based on the conventional buck-boost mode. Since the power conversion efficiency is one of the most important performance factors for energy harvesting converters, this paper focuses on comparing the conventional power conversion modes based on formulas. In addition, the energy harvesting converter is designed in a 180 nm CMOS process and is simulated to prove that the power can be transferred properly with the analyzed power conversion modes. The converter operates in the discontinuous conduction mode with pulse-skipping modulation and employs the conventional open-circuit voltage method to track the maximum power point of each source. An adaptive on-time controller manages the inductor charging period, and a zero current detector, which is digitally operated, determines the optimum zero current point.

Keywords—DC-DC converter, energy harvesting, Internet of Things

I. INTRODUCTION

Energy harvesting systems are expected to be candidates for the semi-permanent operation of Internet of Things (IoT) devices. One essential element of IoT technology is the wireless sensor network, which allows us to collect data about real-time conditions of the targeted environment over a long period of time with less manual effort [1].

Small wireless sensors, typically composed of a power management unit, a sensing unit, a microcontroller unit, and an RF transceiver unit, reduce the overall power consumption by applying various energy-efficient operating schemes because of small harvestable input power [2]–[5]. In a similar sense, energy harvesting converters have been studied to increase the harvestable power by using multiple energy harvesting sources [6] and to improve the power density by driving multiple loads [7]. However, owing to the wide voltage range of energy harvesting sources in typical wireless sensor applications, various power conversion

modes are available; thus, it is necessary to consider which mode is more power-efficient for each case. Therefore, an analysis between various power conversion modes is required before designing the optimum energy harvesting converter.

This paper introduces an analysis between conventional power conversion modes and shows the simulated results of a designed energy harvesting converter that regulates three input voltages (V_{INS}) and three output voltages (V_{OUTS}).

This paper is organized as follows. Section II describes the prior-art energy harvesting converter interfaces and analyzes the conventional power conversion modes. Section III explains the designed converter, Section IV shows the simulated results, and Section VI concludes the paper.

II. POWER CONVERSION MODE FOR ENERGY HARVESTING CONVERTER INTERFACE

A. Prior Art

Studies about energy harvesting converters mostly focused on improving the power conversion efficiency because of low-input power conditions. Although the structural advances for improving the overall performance of energy harvesting architectures have been introduced [8], [9], the power stages were implemented mostly based on conventional buck-boost converters. Using buck-boost mode for these multi-input single-inductor multi-output (MISIMO) interfaces may be a reasonable solution during startup operation, but it cannot tell that it is the most power-efficient power conversion mode for improving overall power conversion efficiency.

Figure 1 shows the conventional MISIMO energy harvesting converters and their inductor current (I_L) profiles. The prior work in Fig. 1(a) transfers the power from the V_{INS} to the multiple loads within a single cycle, which enhances the available output power (P_{OUT}) range and reduces the number of switching operations [8].

However, the converter delivers the power to all outputs during one clock cycle by charging high I_L , which causes a large conduction loss. Furthermore, the power conversion is controlled according to the fixed voltage windows of hysteresis comparators connected to the V_{IN} and V_{OUT} nodes, which may degrade the power conversion efficiency when it is used over a wide V_{IN} range [7].

a. Corresponding author; ckim@korea.ac.kr

Manuscript Received Sep. 07, 2020, Accepted Sep. 24, 2020

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/bync/3.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.




Fig. 1. (a) Multi-load regulation scheme [8]. (b) Dual-source mode [9].

The dual-source mode, as shown in Fig. 1(b), improves both the maximum power point tracking efficiency and the power conversion efficiency by increasing the amount of charge transferred to the V_{OUT} compared with the conventional buck-boost mode [9].

However, it was mainly designed for the case where a high P_{OUT} is supplied from the energy harvesting sources (not from the battery), as the power levels of the sources were sufficient to drive the total P_{OUT} in that study [9]. Furthermore, the dual-source mode conversion is not suitable for a typical battery-to- V_{OUT} power conversion because there should be two available V_{INS} to conduct the conversion.

B. Comparison between power conversion modes

This paper analyzes which power conversion mode is power-efficient for the higher- V_{IN} -to-lower- V_{OUT} power conversion cases and discusses the overall power conversion

modes appropriate for the energy harvesting interfaces.




Fig. 2. (a) DCM buck-boost mode. (b) DCM buck mode.

Figure 2 shows the I_L waveforms of conventional buck-boost and buck conversion modes. In conventional discontinuous conduction mode (DCM) buck-boost conversion, V_{IN} and V_{SS} are directly connected to the inductor at on-time (T_{ON}) for accumulating charge in the inductor, and transfer charge to the V_{OUT} at off-time (T_{OFF}), as shown in Fig. 2(a). However, as shown in Fig. 2(b), the conventional DCM buck conversion connects V_{IN} and V_{OUT} at T_{ON} to directly transfer charges, resulting in an increased power conversion efficiency.

The PCE formulas of the buck-boost and buck modes are compared to verify that the buck mode is more power-efficient than the buck-boost mode. The conduction loss of the buck-boost mode ($E_{cond,b-b}$) is derived as follows [11]:

$$E_{cond,b-b} = \frac{I_{L,p,b-b}^3 L}{3V_{IN}} R_{on,b-b} + \frac{I_{L,p,b-b}^3 L}{3V_{OUT}} R_{off,b-b}, \quad (1)$$

where $R_{on,b-b}$ and $R_{off,b-b}$ represent the equivalent series resistances from V_{IN} to the V_{OUT} during the T_{on} and T_{off} of the buck-boost conversion, respectively, and $I_{L,p,b-b}$ represents the inductor peak current of the buck-boost conversion. The exponential terms of I_L are ignored in this study, for simplicity. Similarly, the conduction loss of the buck mode ($E_{cond,b}$) can be expressed as,

$$E_{cond,b} = \frac{I_{L,p,b}^3 L}{3(V_{IN} - V_{OUT})} R_{on,b} + \frac{I_{L,p,b}^3 L}{3V_{OUT}} R_{off,b}. \quad (2)$$

Terms that have the same meaning as in the buck-boost mode but different values in the buck mode are distinguished by changing “b-b” to “b”. Additionally, the transferred energy from the V_{IN} to charge the inductor with the buck-boost and buck modes ($E_{IN,chg,b-b}$, $E_{IN,chg,b}$) can be expressed as follows:

$$E_{IN,chg,b-b} = \frac{I_{L,p,b-b}^2 L}{2}, \quad (3)$$

$$E_{IN,chg,b} = \frac{I_{L,p,b}^2 L V_{IN}}{2(V_{IN} - V_{OUT})}. \quad (4)$$

Assuming the same amount of the energy is transferred to charge the inductor from the V_{IN} , (3) and (4) give,

$$I_{L,p,b} = \sqrt{\frac{V_{IN} - V_{OUT}}{V_{IN}}} \cdot I_{L,p,b-b}. \quad (5)$$

This indicates that the $I_{L,p,b}$ is lower than the $I_{L,p,b-b}$. Regarding the battery supplies the switch control power, the power conversion efficiency during a single power conversion can be expressed as,

$$\text{Power conversion eff.} = \frac{E_{in} - E_{cond}}{E_{in} + (C_{gate} + C_{par})V_{DD}^2}, \quad (6)$$

where E_{in} represents the input energy to the converter; C_{gate} and C_{par} represent the total gate and parasitic capacitances of the operated power switches, respectively; and E_{cond} represents the conduction loss. Using (1), (2), and (5), it can be proven that E_{cond} is smaller in the buck mode, and lesser switching operations of the buck mode also reduce C_{gate} and C_{par} . Thus, the power conversion efficiency of buck mode is typically higher than that of the buck-boost mode, which means that energy harvesting converters should be designed with the buck conversion mode rather than with the buck-boost mode.

For the lower- V_{IN} -to-higher- V_{OUT} power conversion case, the conventional boost mode transfers more charge with the same switching operation than that of the conventional buck-boost mode. With the same switching conditions, a more transferred charge enhances the power conversion efficiency, which means the increased power conversion efficiency [12]. Therefore, the power conversion modes of the energy harvesting converters should be designed with the boost mode rather than with the buck-boost mode.

III. CIRCUIT IMPLEMENTATIONS

Figure 3 shows the top diagram of the designed MISIMO energy harvesting converter to show that the energy harvesting converter can be designed based on the above analysis. The converter operates in the DCM for low- P_{OUT} power conversion efficiency. After each clock cycle, the digital mode selector decides the operating mode and skips the power conversion if such signals are not triggered (pulse-skipping modulation).




Fig. 3. Top diagram of the designed converter.

The conventional open-circuit voltage method [13] is employed to track the maximum power point of each V_{IN} . The frequency of the system clock is 125 kHz at a light-load condition.

Moreover, for covering the wide V_{IN} range of each energy harvesting source, the adaptive on-time controller, which is designed based on [9], determines the on-time of each power conversion of V_{IN} , and the digitally controlled zero current detector, which is designed based on [14], determines the off-time of each power conversion.

IV. SIMULATION RESULTS

The top layout of the designed converter is shown in Fig. 4. The total active area is approximately 2.58 mm². The power switches are located at the corners of the chip to reduce the series resistance between on-chip and off-chip power-lines, and the controller is located in the middle of the chip to operate the power switches of the converter at the same time as possible.




Fig. 4. Overall layout of the chip.

TABLE I.
Specifications of the simulated MISIMO energy harvesting converter

Parameter	Value
Process	180 nm
# of V_{INS}	3
# of V_{OUTS}	3
Inductor	4.7 μ H
Input capacitor	10 μ F
Output capacitor	2.2 μ F
Switching frequency	> 125 kHz

Table I presents the summarized specifications of the simulated MISIMO energy harvesting converter. As shown, the converter is designed comparable specifications to the state-of-the-art MISIMO converters [8], [9]. The converter was designed using TSMC 180 nm technology, however, only 5 V MOSFETs were used. The converter employs one 4.7 μ H off-chip inductor, three off-chip 10 μ F capacitors at V_{INS} , and three off-chip 2.2 μ F capacitors at V_{OUTS} .




Fig. 5. (a) Buck-boost conversion. (b) Buck mode conversion.

Figure 5 shows the simulated waveforms of the designed converter. Fig. 5(a) indicates that the converter operates in buck-boost conversion mode with V_{IN2} and V_{OUT3} nodes, and Fig. 5(b) indicates that the converter uses the battery to regulate V_{OUT2} with buck conversion mode. Also, I_L

waveforms show that the designed on-time and off-time controllers functioned properly. Therefore, the simulation proves that designing the energy harvesting converter based on the above analysis is a feasible approach.

V. CONCLUSION

An analysis for designing a power-efficient energy harvesting interface was introduced. Through formula analysis, the buck conversion mode is proven to be more power-efficient than the buck-boost conversion mode. Additionally, the MISIMO energy harvesting DC-DC converter is designed to show that designing power conversion modes based on the above analysis is feasible.

ACKNOWLEDGMENT

The chip fabrication and EDA tool were supported by the IC Design Education Center(IDEC), Korea.

REFERENCES

- [1] I. F. Akyildiz, W. Su, Y. Sankarasubramaniam, and E. Cayirci, "Wireless sensor networks: a survey," *Comp. Netw.*, vol. 38, no. 4, pp. 393-422, Mar. 2002.
- [2] M. Kocakulak and I. Butun, "An overview of wireless sensor networks towards internet of things," in *IEEE 7th Annu. Comput. Commun. Workshop and Conf. (CCWC)*, Jan. 2017.
- [3] A. Dementyev, S. Hodges, S. Taylor, and J. Smith, "Power consumption analysis of Bluetooth low energy, ZigBee and ANT sensor nodes in a cyclic sleep scenario," in *IEEE Int. Wireless Symp. (IWS)*, Apr. 2013.
- [4] M. K. Stojcev, M. R. Kosanovic, and L. R. Golubovic, "Power management and energy harvesting techniques for wireless sensor nodes," in *9th Int. Conf. Telecommun. Modern Satellite, Cable, and Broadcast. Services*, Oct. 2009, pp. 65-72.
- [5] R. Piyare, A. L. Murphy, C. Kiraly, P. Tosato, and D. Brunelli, "Ultra low power wake-up radios: A hardware and networking survey," *IEEE Commun. Surv. Tuts.*, vol. 19, no. 4, pp. 2117-2157, Fourth Quarter 2017.
- [6] C. Shi, B. Miller, K. Mayaram, and T. Fiez, "A multiple-input boost converter for low-power energy harvesting," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 58, no. 12, pp. 827-831, Dec. 2011.
- [7] A. Shrivastava, Y. K. Ramadass, S. Khanna, S. Bartling, and B. H. Calhoun, "A 1.2 μ W SIMO energy harvesting and power management unit with constant peak inductor current control achieving 83-92% efficiency across wide input and output voltages," in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2014.
- [8] S. S. Amin and P. P. Mercier, "MISIMO: A multi-input single-inductor multi-output energy harvesting platform in 28-nm FDSOI for powering net-zero-energy systems,"

- IEEE J. Solid-State Circuits*, vol. 53, no. 12, pp. 3407–3419, Dec. 2018.
- [9] C. Liu, H. Lee, P. Liao, Y. Chen, M. Chung, and P. Chen, “Dual-source energy-harvesting interface with cycle-by-cycle source tracking and adaptive peak-inductor-current control,” *IEEE J. Solid-State Circuits*, vol. 53, no. 10, pp. 2741–2750, Oct. 2018.
- [10] H. Lee and P. Chen, “A single-inductor dual-input dual-output (SIDIDO) power management with sequential pulse-skip modulation for battery/PV hybrid systems,” in *IEEE Asian Solid-State Circuits Conf. (A-SSCC)*, Nov. 2016, pp. 293–296.
- [11] A. Shrivastava, N. E. Roberts, O. U. Khan, D. D. Wentzloff, and B. H. Calhoun, “A 10 mV-input boost converter with inductor peak current control and zero detection for thermoelectric and solar energy harvesting with 220 mV cold-start and -14.5 dBm, 915 MHz RF kick-start,” *IEEE J. Solid-State Circuits*, vol. 50, no. 8, pp. 1820–1832, Aug. 2015.
- [12] H. Wu, C. Huang, C. Wei, and J. Lai, “Bidirectional single-inductor dual-supply converter with automatic state-transition for IoT applications,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 66, no. 10, pp. 4068–4078, Oct. 2019.
- [13] J. Im, S. Wang, S. Ryu, and G. Cho, “A 40 mV transformer-reuse self-startup boost converter with MPPT control for thermoelectric energy harvesting,” *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 3055–3067, Dec. 2012.
- [14] E. J. Carlson, K. Strunz, and Brian P. Otis, “A 20 mV input boost converter with efficient digital control for thermoelectric energy harvesting,” *IEEE J. Solid-State Circuits*, vol. 45, no. 4, pp. 741–750, Apr. 2010.

Microelectronics Division, Austin, TX, where he was involved in cell processor design. Since 2002, he has been with the School of Electrical Engineering, Korea University, where he is currently a professor. He was a Visiting Professor at the University of California at Los Angeles in 2008 and the University of California at Santa Cruz in 2012. He has coauthored two books, namely, *CMOS Digital Integrated Circuits: Analysis and Design* (McGraw Hill, 2014, fourth edition) and *High-Bandwidth Memory Interface* (Springer, 2013). His current research interests are in the areas of wireline transceivers, memory, power management, and data converters.

Dr. Kim received the Samsung HumanTech Thesis Contest Bronze Award in 1996; the ISLPED Low-Power Design Contest Award in 2001 and 2014; the DAC Student Design Contest Award in 2002; SRC Inventor Recognition Awards in 2002; the Young Scientist Award from the Ministry of Science and Technology, South Korea, in 2003; the Seoktop Award for excellence in teaching in 2006 and 2011; the ASP-DAC Best Design Award in 2008; the Special Feature Award in 2014; and the Korea Semiconductor Design Contest: Ministry of Trade, Industry and Energy Award in 2013. He was selected as a distinguished lecturer of the IEEE Solid-State Circuits Society from 2015 to 2016. He served on the Technical Program Committee of the IEEE International Solid-State Circuits Conference and as a guest editor of the IEEE JOURNAL OF SOLID-STATE CIRCUITS. He is currently on the editorial board of the IEEE TRANSACTIONS ON VLSI SYSTEMS.



Hyun Jin Kim (S'19) received the B.S. degree in electrical engineering from Korea University, Seoul, Korea in 2019, where he is currently pursuing the M.S. degree.

His research interests include power management IC designs, low-power CMOS analog circuit designs, and energy harvesting circuit designs.



Chul Woo Kim (S'98–M'02–SM'06) received B.S. and M.S. degrees in electronics engineering from Korea University in 1994 and 1996, respectively, and a Ph.D. in electrical and computer engineering from the University of Illinois at Urbana–Champaign, IL, USA, in 2001.

In 1999, he was a summer intern with Design Technology, Intel Corporation, Santa Clara, CA. In 2001, he joined the IBM