

Design of a 128x128 ROIC Array for Development of Uncooled 2.6 μm -wavelength SWIR Imaging Camera

Min-Jun Park¹, Ji-Yeon Jeon², Sang-Jun Lee² and Hyeon-June Kim^{1,a}

¹Department of Semiconductor Engineering at the Seoul National University of Science and Technology

²Korea Research Institute of Standards and Science

E-mail : ¹alswns7219@seoultech.ac.kr

Abstract - This paper details the development and extensive silicon-level verification of a 128×128 Readout Integrated Circuit (ROIC) tailored for uncooled Short-Wave Infrared (SWIR) imaging cameras, which operate at a 2.6 μm wavelength. We conducted silicon-level verification of the developed ROIC, enabling a detailed analysis of various performance aspects. This evaluation will help us identify potential explore for further improvements, significantly advancing SWIR imaging camera systems. Our goal is to gain a deeper understanding of performance dynamics to enhance operational efficiency and image quality. The prototype ROIC was manufactured using a 0.18- μm 1P6M CMOS process, featuring an effective pixel resolution of $128 \text{ (H)} \times 128 \text{ (V)}$, specifically designed for InGaAs FPAs. The prototype consumes 42.25 mW of power and achieves a frame rate of 390 frames per second. The fabricated chip show that the Noise level is $72.65 \mu\text{V}_{\text{rms}}$ and Pixel-FPN is $21 \text{ LSB}_{\text{rms}}$.

Keywords— Short-Wave Infrared (SWIR) Imaging, Readout Integrated Circuit (ROIC), CMOS imager sensor (CIS), Indium Gallium Arsenide (InGaAs) Detectors.

I. INTRODUCTION

In recent years, there has been a global surge in interest towards Short-Wave Infrared (SWIR) image sensors, primarily driven by their diverse applications across various technological fields [1]-[3]. Particularly, SWIR imaging sensors utilizing Indium Gallium Arsenide (InGaAs) detector arrays have garnered considerable attention [4], [5]. This interest stems from the unique advantages offered by the SWIR optical band coupled with the matured InGaAs Focal Plane Array (FPA) technology. Unlike Mid-Wave Infrared (MWIR) and Long-Wave Infrared (LWIR) imaging, SWIR imaging leverages reflected light, facilitating the

integration of various performance enhancement technologies already prevalent in the saturated domain of visible imaging systems [6]-[8].

Over the recent years, significant advancements have been made in the primary performance metrics of InGaAs FPAs, such as reductions in dark current values and improvements in full well capacity [9]. These advancements have enabled the development of compact, low-power uncooled SWIR imaging cameras, a leap forward in the field. Furthermore, among the critical functional blocks constituting SWIR imaging systems, the Readout Integrated Circuit (ROIC) presents opportunities for additional performance enhancements of InGaAs FPAs [10]-[12]. For instance, through ROIC, sensitivity of InGaAs-based pixels can be controllable in both analog and digital domain depending on ambient conditions, while mitigating of pixel fixed pattern noise. Moreover, the technical and physical constraints of the sensor material can be effectively mitigated by incorporating advanced ROIC with correction technologies. These include methods that minimize inherent variations in InGaAs-based pixel characteristics due to temperature changes and stabilize Signal-to-Noise Ratio (SNR) variations based on dark current characteristics at different wavelengths, enhancing overall stability and reliability. This enables the realization of high-resolution, highly sensitive SWIR image sensors optimized in terms of area occupation, power consumption, and operational speed.

In this work, our objective is to develop and validate a 128×128 ROIC array specifically designed for InGaAs FPAs, with a focus on facilitating the creation of a 2.6 μm wavelength SWIR imaging camera. We conducted a silicon-level verification of the developed ROIC, enabling a detailed analysis of diverse performance aspects. This evaluation will help to identify potential ways for further enhancements, thereby contributing significantly to the advancement of SWIR imaging camera systems. Finally, we aim to gain deeper insights into the performance dynamics for elevating their operational efficiency and imaging quality.

The structure of the remainder of this paper is organized as follows: Section II details the design aspects of the 128×128 ROIC array. Section III presents the experimental findings about the prototype chip. Finally, Section IV provides the conclusion.

a. Corresponding author; hyeonjunekkim@seoultech.ac.kr

Manuscript Received Dec. 3, 2023, Revised Jan. 26, 2024, Accepted Jan. 26, 2024

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/by-nc/4.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

II. CIRCUIT IMPLEMENTATION




Fig. 1. Overall block diagram of prototype ROIC

Fig.1 illustrates an overall block diagram of the prototype ROIC that is coupled with InGaAs-based SWIR FPA. The prototype ROIC is composed of Capacitive Transimpedance Amplifier (CTIA)-configured ROIC array, a row scanner, a column driver, and a column scanner. These components are supported by bias circuitry and control blocks designed to optimize the ROIC performance. The driving board is constructed using a 4-layer PCB, which includes various components for comprehensive functionality. It is equipped with power supply circuits (V_{PWS}) to ensure stable power delivery, alongside clock control signals (V_{CTRLS}) essential for operating the ROIC chip. Additionally, the board includes an ADC for converting the output analog signals into digital format. For system verification and control, a MCU and a DAC are also integrated into the driving board design.

The processed signals from the ROIC array are conveyed to a pair of Analog-to-Digital Converters (ADCs) on the external driving board via two output channels, facilitated by column multiplexers (Mux). The specifications of the external ADC [13] are as follows: it has a resolution of 14 bits, with an Integral Nonlinearity (INL) and a Differential Nonlinearity (DNL) of ± 2.5 and ± 0.7 , respectively. The Signal-to-Noise and Distortion Ratio (SNDR) is 77.5 dB, while the Spurious-Free Dynamic Range (SFDR) stands at 90 dB. Additionally, the input referred noise of the ADC is quantified at 0.36 LSB. Additionally, a Digital-to-Analog Converter (DAC) provides test signals, allowing the evaluation of the ROIC's unique functionalities and its performance metrics. The external DAC [14] features a 14-bit resolution. Its INL and DNL are both specified at ± 2.5 . The SFDR is 82 dB. Additionally, the gain error falls




Fig. 2. Simplified schematic of CTIA-configured ROIC unit with column driver




Fig. 3. Simplified schematic of verification mode for ROIC array

within $\pm 1\%$ of the Full Scale Range (FSR), and the offset error is maintained within $\pm 0.025\%$ FSR. Conclusively, the micro controller unit (MCU) is responsible for generating varied operation timings for verification, managing the various control signals, and interfacing with external devices or systems. This ensures the proper signal processing or display of the imagery data acquired by the prototype ROIC.

Fig.2 shows a simplified schematic of a signal readout chain that includes the CTIA-configured ROIC unit (pixel) along with a column driver. The readout signal chain starts with pixel input circuitry followed by the column driver circuit, composed of a bump pad, a CTIA, a global sample-and-hold (S/H) circuit, a column line driver, a column S/H circuit, and a column output driver. The Bump pad is used for flip-chip bonding, connecting the ROIC to another substrate or component. Row and column of the whole ROIC array addressing operations are controlled by the row and column scanner circuits, respectively. The prototype ROIC supports two different readout modes: global shutter mode [15] and rolling shutter mode [16].




Fig. 4. Simplified operational timing diagram of three modes: (a) global shutter mode, (b) rolling shutter modes, and (c) test mode

In global shutter mode, all pixels in the ROIC array capture light simultaneously. Then, after a fixed exposure time, the ROIC reads out the signal from the entire pixel array. During this mode, the output of CITA is concurrently sampled using a global S/H circuit with the Φ_{SH} and the C_{SH} , to maintain the integrity of the exposure data. Conversely, the rolling shutter mode operates on a sequential exposure basis. Each row of pixels is activated in sequence by the row scanner, which allows for staggered exposure and readout in a row-wise progression. This process initiates from one end of the pixel array and advances systematically to the opposite end. Subsequent to integration, pixel signals are routed to the column readout circuits. The column readout circuitry is structured with multiple parallel columns, each equipped with a column amplifier with the M_{SF} and I_{COL} , a column S/H circuit with the Φ_{CSH} and the C_{CSH} , and a column buffer. After amplification by the column amplifier, the pixel signal is captured and retained by the column S/H circuit, and subsequently buffered. It is then multiplexed via the column switch in a sequential manner at column level controlled by the column scanner. In the final stage, the multiplexed signals are directed off the chip via output drivers.

Fig.3 presents a simplified schematic specifically for the verification mode of a ROIC array, which is essential for testing and performance analysis in SWIR imaging systems. In this mode, the ROIC unit is set to function as a unity buffer, achieved by activating the reset switch (Φ_{RST}). This configuration enables a straightforward evaluation of the




Fig. 5. Microphotograph of the prototype ROIC chip




Fig. 6. Test environment of customized InGaAs FPA




Fig. 7. Dark current density of customized InGaAs FPA in uncooling condition

ROIC's operational characteristics. Test signals are generated using an external 14-bit DAC from the customized driving board, to produce a ramp signal that is applied to the positive node of the CTIA. The pixel's output replicates the test input, thereby facilitating a detailed verification of the ROIC array. By employing this approach, the ROIC design for SWIR imaging can be effectively utilized to address a wide range of operational issues and facilitate comprehensive performance analysis.

Fig.4 illustrates a simplified operational timing diagram for three different modes of the prototype ROIC. In




Fig. 8. Captured test images with varied ramp signal input in test mode

the case of the Φ_{SH} signal, it operates in an inverted structure, meaning that a "0" indicates Turn On, while a "1" represents Turn Off. In the global shutter mode (Fig.4 (a)), all pixels are simultaneously exposed to light, enabling synchronous image capture, and subsequently, the pixel data is read out in a sequenced manner. Conversely, the rolling shutter mode (Fig.4 (b)) employs a sequential approach, which allows for staggered exposure and readout in a sequential row-by-row manner. In the test mode (Fig.4 (c)), the ROIC is capable of simulating both the global and rolling shutter operations and utilizes a ramp input signal, ΔV_{RAMP} , generated by an external DAC as the test input.

III. EXPERIMENTAL RESULTS AND DISCUSSIONS

The micrograph of the chip is shown in Fig.5. The prototype chip was fabricated using a 0.18- μm 1-poly 6-metal (1P6M) CMOS technology, which occupies an area of $5 \times 5 \text{ mm}^2$ with the $128 \text{ (H)} \times 128 \text{ (V)}$ pixels array of $20 \mu\text{m}$ -pitch pixels, the row scanner, the column driver, the column scanner, and column multiplexers. The prototype CIS demonstrates a frame rate of 390 frames/s with the master clock of 20 MHz. The total power consumption is 42.25 mW.

To assess the dark current of a customized InGaAs detector within a 128×128 unit, as shown in Fig.6, we




Fig.9. Measured output noise histogram of prototype ROIC




Fig. 10. Characteristic curve of output voltage in relation to the input current magnitude

conducted measurements on four test pixels at room temperature when it is not exposed to light.

Fig.7 shows the measured dark current density of InGaAs detector in the room temperature. The performance of dark current is approximately 100 times higher than that of Hamamatsu's product [17]-[19]. However, although the dark current level is quite high, considering that our measurements were taken under uncooled conditions, the results are still meaningful and provide valuable insights. We are actively developing methods to reduce ROIC noise, which is a critical step toward realizing high-resolution pixel arrays. We anticipate that with these ongoing efforts, we will be able to develop a competitive SWIR camera with improved performance in the near future.

Fig.8 shows sample images captured from the output of the ROIC in test mode. To validate the operational characteristics of the ROIC, we obtained the output signal corresponding to a given test input through two output channels. This was achieved by shifting the signal by one clock cycle to effectively isolate and examine the ROIC's response. The measured performances of the prototype chip are summarized in Table I.

Fig.9 represents the measured output noise histogram of the prototype ROIC for each pixel, which was utilized to measure the random noise (RN) of the ROIC. In this experiment, 1000 frames were captured in test mode to calculate the standard deviation of noise. When the ROIC operated at its full input range of 1.6 V, the total RN value was measured at $90.3 \mu\text{V}_{\text{rms}}$. The noise of the external ADC

and DAC are $43.9 \mu\text{V}_{\text{rms}}$ and $30.9 \mu\text{V}_{\text{rms}}$, respectively. Consequently, the prototype ROIC noise is calculated as $72.65 \mu\text{V}_{\text{rms}}$.

TABLE I. PERFORMANCE SUMMARY

Parameter	Value
Technology	content
Total area	$5 \times 5 \text{ mm}^2$
Pixel type	InGaAs detector
Pixel size	$20 \mu\text{m} \times 20 \mu\text{m}$
Number of pixels	$128 \text{ (H)} \times 128 \text{ (V)}$
Random noise	$72.65 \mu\text{V}_{\text{rms}}$
Pixel FPN	$21 \text{ LSB}_{\text{rms}}$
Frame rate	390 fps
Power consumption	42.25 mW

Fig. 10 depicts the characteristic curve of output voltage in relation to the input current magnitude. Measurements were carried out on a test-patterned 1×4 ROIC array. For these measurements, input currents were generated using different resistances: a 100 megaohm ($\text{M}\Omega$) resistor to produce a current of 100 picoamperes (pA), a 50 $\text{M}\Omega$ resistor for a 200 pA current, and a 25 $\text{M}\Omega$ resistor to generate a current of 400 pA. The observations revealed that with each doubling of the input current, there was a corresponding decrease in the output voltage by a factor of two. Furthermore, a linear relationship was observed in terms of the integration time. These findings were instrumental in identifying key design issues within the ROIC and have provided clear guidance on the future research direction needed to improve the alignment and overall performance of the ROIC.

IV. CONCLUSION

In this study, we introduce a prototype design of a 128×128 ROIC with the goal of furthering the development of an uncooled SWIR imaging camera operating at a wavelength of $2.6 \mu\text{m}$. The developed ROIC was verified in various ways at the silicon level, which allowed for an extensive analysis of its various performance parameters. Utilizing this evaluation environment, we aim to generate and validate innovative concepts for enhancing SWIR imaging performance in diverse ways.

ACKNOWLEDGMENT

This work was supported by the National Research and Development Program through the National Research Foundation of Korea (NRF), Ministry of Science and ICT, under Grant 2022M3I8A2079227 and 2022M3H4A1A02076394), and in part, this chip fabrication

and EDA tool were supported by the IC Design Education Center.

REFERENCES

- [1] Thimsen, Elijah, Bryce Sadtler, and Mikhail Y. Berezin. "Shortwave-infrared (SWIR) emitters for biological imaging: a review of challenges and opportunities." *Nanophotonics* 6, no. 5 (2017): 1043-1054.
- [2] Martin, Tara, Robert Brubaker, Peter Dixon, Mari-Anne Gagliardi, and Tom Sudol. "640x512 InGaAs focal plane array camera for visible and SWIR imaging." In *Infrared Technology and Applications XXXI*, vol. 5783, pp. 12-20. SPIE, 2005.
- [3] Wilson, Robert H., Kyle P. Nadeau, Frank B. Jaworski, Bruce J. Tromberg, and Anthony J. Durkin. "Review of short-wave infrared spectroscopy and imaging methods for biological tissue characterization." *Journal of biomedical optics* 20, no. 3 (2015): 030901-030901.
- [4] Hood, Andrew D., Michael H. MacDougal, Juan Manzo, David Follman, and Jonathan C. Geske. "Large-format InGaAs focal plane arrays for SWIR imaging." In *Infrared Technology and Applications XXXVIII*, vol. 8353, pp. 116-122. SPIE, 2012.
- [5] Manda, S., R. Matsumoto, S. Saito, S. Maruyama, H. Minari, T. Hirano, T. Takachi et al. "High-definition visible-SWIR InGaAs image sensor using Cu-Cu bonding of III-V to silicon wafer." In *2019 IEEE International Electron Devices Meeting (IEDM)*, pp. 16-7. IEEE, 2019.
- [6] Onat, Bora M., Wei Huang, Navneet Masaun, Michael Lange, Martin H. Ettenberg, and Christopher Dries. "Ultra-low dark current InGaAs technology for focal plane arrays for low-light level visible-shortwave infrared imaging." In *Infrared Technology and Applications XXXIII*, vol. 6542, pp. 233-241. SPIE, 2007.
- [7] Hansen, Marc P., and Douglas S. Malchow. "Overview of SWIR detectors, cameras, and applications." In *Thermosense Xxx*, vol. 6939, pp. 94-104. SPIE, 2008.
- [8] Malchow, Douglas, Jesse Battaglia, Robert Brubaker, and Martin Ettenberg. "High speed Short Wave Infrared (SWIR) imaging and range gating cameras." In *Thermosense XXIX*, vol. 6541, pp. 36-47. SPIE, 2007.
- [9] Arslan, Y., F. Oguz, and C. Besikci. "Extended wavelength SWIR InGaAs focal plane array: Characteristics and limitations." *Infrared Physics & Technology* 70 (2015): 134-137.
- [10] Eminoglu, Selim, Murat Isikhan, Nusret Bayhan, M. Ali Gulden, O. Samet Incedere, S. Tuncer Soyer, Serhat Kocak, Gokhan S. Yilmaz, and Tayfun Akin. "MT6415CA: a 640×512 - $15 \mu\text{m}$ CTIA ROIC for SWIR InGaAs detector arrays." In *Infrared Technology and Applications XXXIX*, vol. 8704, pp. 862-870. SPIE, 2013.
- [11] Ni, Y., B. Arion, Y. M. Zhu, B. Zongo, V. Noguier, and P. Potet. "Flexible wide dynamic range VGA ROIC for InGaAs SWIR imaging." In *Infrared Technology and Applications XXXVIII*, vol. 8353, pp. 81-87. SPIE, 2012.
- [12] Analog Devices, "Complete 14-Bit, 10 MSPS Monolithic A/D Converter," AD9240 datasheet, Sept.

- 2007 [Revised Mar. 2010].
- [13] Analog Devices, "14-Bit, 125 MSPS TxDAC® D/A Converter," AD9764 datasheet, Aug. 1997.
- [14] Eminoglu, Selim, Yigit Uygur Mahsereci, Caglar Altiner, and Tayfun Akin. "MT6425CA: a 640 x 512-25µm CTIA ROIC for SWIR InGaAs detector arrays." In *Infrared Technology and Applications XXXVIII*, vol. 8353, pp. 146-153. SPIE, 2012.
- [15] Meynants, G. "Global shutter imagers for industrial applications." In *Optical Sensing and Detection III*, vol. 9141, pp. 46-54. SPIE, 2014.
- [16] Kim, Hyeon-June. "11-bit column-parallel single-slope ADC with first-step half-reference ramping scheme for high-speed CMOS image sensors." *IEEE Journal of Solid-State Circuits* 56, no. 7 (2021): 2132-2141.
- [17] <https://www.hamamatsu.com/jp/en/product/optical-sensors/image-sensor/ingaas-image-sensor.html>
- [18] Goldort, V. G., A. V. Demyanenko, A. S. Bogomolov, S. A. Kochubei, A. P. Pyryaeva, and A. V. Baklanov. "A broadband near-IR detector based on a large-area InGaAs photodiode for time-resolved detection of singlet oxygen." *Instruments and Experimental Techniques* 62 (2019): 252-255.
- [19] Lindström, Hannu, Jouko Malinen, and Ralf Marbach. "Performance evaluation of standard and extended InGaAs detector array spectrometers." *Near Infrared Spectroscopy: Stretching the NIR Spectrum to the Limit* (2004): 99-104.



Min-Jun Park received the B.S. degree from the Division of Electronics, Information and Communication Engineering, Kangwon National University, Samcheok, South Korea, in 2023. He is currently pursuing a combined M.S./Ph.D. degree with the Department of Semiconductor Engineering at the Seoul National University of Science and Technology, Seoul, South Korea. His current research interests include CMOS image sensor systems for machine vision and infrared imaging systems.



Ji-yeon Jeon received the B.S., M.S., and Ph.D. degrees in electronics engineering from the Sejong University, Seoul, Korea, in 2014, 2016, 2021, respectively. She worked at the Korea Research Institute of Standards and Science as a research student from 2014 to 2021, and joined as a postdoctoral researcher in 2021, where she is currently working. Her research interests include the fabrication of infrared imaging devices using III-V compound semiconductor materials, the fabrication of

hyperspectral filters, and the realization of multifunctional infrared imaging.



Sang-Jun Lee received the B.S., M.S., and Ph.D. degrees in physics from the Kyunghee University, Suwon, South Korea, in 1995, 1997, and 2004, respectively. He served as a Visiting Researcher at the Center for High Technology Materials, University of New Mexico, Albuquerque, NM, USA, in 2005, 2006, and 2008. Currently, he holds positions as a Principal Research Scientist at the Korea Research Institute of Standards and Science, Daejeon, South Korea, and as a Professor at the University of Science and Technology, Daejeon, South Korea. His research interests include the epitaxial growth, fabrication and characterization for the quantum-structure-based infrared sensors, the compound semiconductor based solar cell, and the application of the plasmonics to a specific infrared sensor.



Hyeon-June Kim received the B.S. degree from the Kumoh National Institute of Technology, Gumi, South Korea, in 2010, and an M.S. and Ph.D. degrees from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 2012 and 2017, respectively. In 2017, he joined SK Hynix, Icheon, South Korea, where he was worked on the product development of commercial CISs. From 2020 to 2023, he was with the Department of Electronics Engineering, Kangwon National University, Samcheok, South Korea, as an assistant professor. Since 2023, he has been with the Department of Semiconductor Engineering, Seoul National University of Science and Technology, Seoul, South Korea, where he is currently an assistant professor. His current research interests include low-power mixed-signal ICs, RF ICs, CMOS image sensors, neuromorphic sensors, and object detection sensor systems.