

An Evaluation and Comparison of State-of-the-Art Flip-Flops for Low-Power Applications

Kyoung Hun Kang¹ and Wan Yeong Jung^a

Department of Electrical Engineering, Korea Advanced Institute of Science and Technology

E-mail : ¹rudgns546@kaist.ac.kr

Abstract – Flip-Flop (FF) is the basic block of sequential digital circuits, which has a significant impact on the speed, power, and stability of digital systems. Reducing the power consumption of FFs is an attractive solution for attaining good energy efficiency of digital systems. However, the conventional TGFF (Transmission-gate flip-flop) consumes excessive dynamic power at clock inverters even though the data transition does not occur. To eliminate redundant clock transitions, some techniques are applied. This paper analyzes and compares recently published low-power FFs in 65 nm CMOS.

Keywords—Activity ratio, Flip-Flop(FF), Low power, Redundant transition free

I. INTRODUCTION

For constrained battery life in IoT (Internet of Things) applications, minimizing the power consumption of digital circuits is becoming important [1]. A few million flip-flops (FFs) are used in the overall digital system, which may be one of the most dominant causes leading to dynamic power consumption [2]-[4].

Conventional transmission-gate flip-flop (TGFF) is widely used in most applications, but its always-toggling at clock inverters (Fig. 1) leads to excessive power consumption at a typical activity ratio (~10%) in modern digital systems.

On the other hand, many low-power applications exploit near-threshold voltage (NTV) computing for achieving maximum energy efficiency of digital systems [5]-[6]. This demands the reliable operation of FFs at low supply voltages, as sequential logic elements tend to be vulnerable to PVT variation [7]. Fully static and contention-free FFs are preferred in order to guarantee their reliable operation at NTV conditions.

For these reasons, many recently published low-power FFs [8]-[11] aim to minimize unnecessary clock transitions at the internal clocked node (CKN), while maintaining their static operation (CKN makes the slave latch in transparent mode conditionally at a rising CK edge). Usually, the static




Fig. 1. Conventional TGFF




Fig. 2. Static single-phase contention-free flip-flop (S2CFF)




Fig. 3. Changing-sensing flip-flop (CSFF)

operation of a Flip-Flop (FF) helps not only its robustness but also energy conservation by eliminating unnecessary power losses due to contention. These new FFs generally show lower energy dissipation than a TGFF, but their different energy-saving mechanisms render some of them more suitable for a given operating condition. This paper evaluates recent low-power FFs in a wide range of operating conditions and compares their performance and power dissipation.

a. Corresponding author; wanycong@kaist.ac.kr

Manuscript Received Aug. 30, 2022, Revised Dec. 29, 2022, Accepted Jan. 5, 2023

This is an Open Access article distributed under the terms of the Creative Commons Attribution Non-Commercial License (<http://creativecommons.org/licenses/by-nc/4.0>) which permits unrestricted non-commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

II. REVIEW OF STATE-OF-THE-ART FFs

A. Static single-phase contention-free flip-flop (S2CFF)

S2CFF [8] shown in Fig. 2 is developed from dynamic TSPC FF [12] with additional transistors featuring glitch-prevention. It is static and contention-free like TGFF and operates reliably at near-threshold voltage (NTV) conditions. The highlighted transistors in Fig. 2 make a new internal clock node for eliminating redundant clock toggling at clock inverters shown in Fig. 1. However, the redundant clock transition remains when $D = 0$, $DN = 1$, and $QN = 1$, which leads to excessive power even though an input data (D) is same as a stored data (QI).

B. Changing-sensing flip-flop (CSFF)

CSFF [9] in Fig. 3 has a change-sensing circuit that detects the difference between the input data (D) and the stored data (QI) in the FF. When $CK = 0$, the output of the change-sensing circuit (CKN) is pre-charged. The master latch stores the new input data, while the slave latch keeps the previous data. When $CK = 1$, CKN is discharged only when the input data (D) and the stored data (QI) are different. ($D = 1$ & QN (an inverted output Q) = 1, DN (an inverted input D) = 1 & $QI = 1$). The discharged CKN enables the master latch to hold the new input data and transfer it to the slave latch. If the same input data (D) is transferred to the slave latch repeatedly at every clock cycle, CKN stays high even when a rising CK comes in. The change sensing circuit is activated only when the new data is different from the stored data (QI) and saves unnecessary power consumption of the following circuit. However, CSFF can run into a critical race condition




Fig. 4. 18-transistor single-phase clocked flip-flop (18TSPC)




Fig. 5. Redundancy eliminated flip-flop (REFF)

when D changes 0 to 1 during $CK = 1$, $DN = 1$, and $QN = 1$. DN and CKN are discharged at the same time, so it is difficult to hold the original data in a slave latch. In addition, when $CK = 1$, $D = 1 \rightarrow 0$, $CKN \approx 0$, $DN = 0$, and $QN = 0$, no pull-up path for DN and QN is formed, which interrupts reliable operation at NTV.

C. 18-transistor single-phase clocked flip-flop (18TSPC)

18TSPC [10] shown in Fig. 4 is developed from MUX2 based FF. To eliminate redundant transistors, the logically equivalent nodes are merged. However, 18TSPC the has same internal clock buffering scheme like S2CFF, which still has redundant transitions. Besides, if CK goes to high when $D = 0$, $CKN = 1$, $DN = 1$, and $QN = 0$, a contention path is made, which may lead to failure at NTV.

D. Redundancy eliminated flip-flop (REFF)

REFF [11] in Fig. 5 eliminates all redundant clock transitions of internal clocked nodes and redundant transistors. With completely eliminated redundancy, REFF minimizes dynamic power consumption and guarantees reliable operation at low-voltage region.

Fig. 6 shows distinct FF's CKN waveform of low-power FFs including TGFF. Because of internal clock inverters, TGFF always reverses the clock phase regardless of the output state update. S2CFF and 18TSPC have the same internal clock buffering scheme (CKN), so they still have




Fig. 6. Transitions of internal clocked node (CKN)

*Functionality Check PASS or FAIL (Yield)

	TGFF	S2CFF	CSFF	18TSPC	REFF
1.2V	P(100%)	P(100%)	F(98.4%)	P(100%)	P(100%)
1.15V	P(100%)	P(100%)	F(97.6%)	P(100%)	P(100%)
1.1V	P(100%)	P(100%)	F(96.8%)	P(100%)	P(100%)
1.05V	P(100%)	P(100%)	F(96.2%)	P(100%)	P(100%)
1V	P(100%)	P(100%)	F(95.3%)	F(99.9%)	P(100%)
⋮	⋮	⋮	⋮	⋮	⋮
600mV	P(100%)	P(100%)	F(73.9%)	F(89.4%)	P(100%)
550mV	P(100%)	P(100%)	F(71.8%)	F(86.0%)	P(100%)
500mV	P(100%)	P(100%)	F(69.4%)	F(82.0%)	P(100%)
450mV	P(100%)	F(99.6%)	F(64.1%)	F(77.0%)	F(99.7%)
400mV	F(98.7%)	F(96.6%)	F(52.3%)	F(72.4%)	F(97.5%)
Min.VDD	0.45V	0.5V	X	1.05V	0.5V

- 1k Monte Carlo simulation each (global + local)
 - Testing Clock Frequency = 1MHz

Fig. 7. Reliability of FFs




Fig. 8. Post layout simulation results of FFs. (a) Average power at 1V, (b) Average power at 0.6V, (c) Average power at 10% activity ratio by sweeping VDD, (d) Leakage power at different VDD

TABLE I. Performance Summary and Comparison

	TGFF	S2CFF [8]	CSFF [9]	18TSPC [10]	REFF [11]
	Conventional	ISSCC 2014	JSSC 2018	JSSC 2019	JSSC 2021
Static Operation	YES	YES	NO	YES	YES
Contention-Free	YES	YES	NO	NO	YES
Redundant Clock Transition	YES	YES	NO	YES	NO
Device Count	24	24	24	18	25
Power(μW) @1.2 V^a	8.75	3.38	1.31	2.32	1.27
Power(nW) @0.6 V^b	21.47	8.13	3.16	5.56	3.05
Leakage Power(nW) @1.2 V	0.16	0.15	1.20	0.11	0.15
Min. VDD	0.45	0.5	X	1.05	0.5
T_{CK-Q}(ps) @1.2 V	160.5	144.1	152.9	136.4	135.3
T_{setup}(ps) @1.2 V	22.9	97.9	106.9	57.2	134.2
T_{hold}(ps) @1.2 V	1.5	-18.7	-16.0	50.1	-22.2
PDP_{CK-Q}(fJ)^c	1.409	0.487	0.200	0.317	0.172

^a 10% activity ratio, $f_{CK} = 1 \text{ GHz}$, ^b 10% activity ratio, $f_{CK} = 10 \text{ MHz}$,

^c PDP= Average Power(1.2 V, @10% activity ratio, $f_{CK} = 1\text{GHz}$) $\cdot T_{CK-Q}$

*CK_Q Delay : Average of D = 0, D = 1 case

*Setup / Hold Time : Average of D = 0, D = 1 case

redundant transitions when the input D is low. On the other hand, CSFF and REFF minimize transitions at CKN , which saves dynamic power than other FFs.

III. SIMULATION RESULT AND ANALYSIS

The aforementioned flip-flops are laid out and evaluated in various operation conditions. For comparison, traditional TGFF is also implemented and evaluated. The test was performed in a 65-nm CMOS process design kit. For fair a comparison, all FFs use the same process technology and

transistor lengths/widths (minimum length for all transistors, and PMOSs use 2x width of NMOSs). Fig. 7 displays the minimum operating voltage of FFs in 1k Monte Carlo simulations (global+local) for a voltage range from 0.4V to 1.2V by 0.05V step. The result shows that fully static and contention-free FFs operate reliably at lower supply voltage than CSFF and 18TSPC with floating nodes and contention issues.

Fig. 8 shows the simulated power dissipation of FFs. By eliminating redundant transitions of clocked nodes and redundant transistors, REFF and CSFF show relatively low




Fig. 9. Block diagram of 32-bit shift register

power consumption than other FFs when the data activity ratio is low (Fig. 8(a) and 8(b)). S2CFF and 18TSPC consume larger dynamic power than REFF and CSFF because they still have unnecessary clock transitions when $D = 0$, $CK = 0 \rightarrow 1$, $DN = 1$, and $QN = 1$. Fig. 8(d) shows the leakage power of FFs at operating voltages from 0.6 V to 1.2 V, averaged over all cases of internal node states (D , CK , DN , QN). CSFF [10] has a floating node at DN when $D = 1 \rightarrow 0$, $CK = 1$, $CKN \approx 0$, $DN = 0$, and $QN = 0$, which causes contention at DN , thus CSFF has larger leakage power than other FFs. Table 1 summarizes the results and compares other FFs. The Power-delay product (PDP = Average power \times CK_Q delay @VDD = 1.2 V, @10% activity ratio), one of the circuit performance indicators shows REFF has the best performance. TABLE I shows the summary of simulation results and compares different FFs.

To validate the FF’s actual performance, 32-bit shift registers with different FFs were designed as shown in Fig. 9. The 32-bit shift register based on CSFF and REFF consume less power than other FF-based shift registers (@ $f_{CK} = 10$ MHz / 1 GHz), but they show lower speed than others. On the other hand, TGFF-based shift register consumes larger dynamic power than others and show the best speed among them.

Table II. Performance Summary and Comparison (32-Bit Shift-Reg)

		TGFF	S2CFF [8]	CSFF [9]	18TSPC [10]	REFF [11]
		Conventional	ISSC 2014	JSSC 2018	JSSC 2019	JSSC 2021
10M Hz	Average Power (μ W) @1.2V	2.88	1.74	0.61	1.24	0.49
1GHz		287.3	173.0	59.4	122.6	49.2
MAX Freq. (GHz)		3.71	2.89	2.55	3.50	2.60

IV. CONCLUSIONS

An energy-efficient flip-flop operation at NTV requires the following conditions: 1) fully static, 2) contention-free, 3) no redundant transition, and 4) no redundant transistor. TGFF is fully static and contention-free, but clock toggling at clock inverters always consumes dynamic power. S2CFF

operates reliably down to 0.45V but still has partial redundant transitions at the internal clocked node. 18TSPC has the lowest transistor count, but it has contention and redundant transitions when input D is low. CSFF eliminates redundant clock transitions with the change sensing scheme. However, inevitable floating node DN causes contention, and sizing effort is needed to prevent failure at race condition (input D goes to high during $CK = 1$, $DN = 1$, $QN = 1$). REFF satisfies all requirements for energy-efficient operation at NVT.

ACKNOWLEDGMENT

This work was partly supported by Institute of Information & communications Technology Planning & Evaluation (IITP) grant funded by the Korea government (MSIT) (No.2020-0-01297, Development of Ultra-Low Power Deep Learning Processor Technology using Advanced Data Reuse for Edge Applications, 50%) and National R&D Program through the National Research Foundation of Korea (NRF) funded by Ministry of Science and ICT (2022M3E4A1077013, 50%). The EDA Tool was supported by the IC Design Education Center (IDEC), Korea.

REFERENCES

- [1] L. Atzori, A. Iera, and G. Morabito, “The Internet of Things: A survey,” *Comput. Netw.*, vol. 54, no. 15, pp. 2787–2805, Oct. 2010.
- [2] J. L. Shin *et al.*, “The next generation 64b SPARC core in a T4 SoC processor,” *IEEE J. Solid-State Circuits*, vol. 48, no. 1, pp. 82–90, Jan. 2013.
- [3] V. Stojanovic and V. G. Oklobdzija, "Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems," *IEEE J. Solid-State Circuits*, vol. 34, no. 4, pp. 536-548, Apr. 1999.
- [4] M. Alioto, E. Consoli and G. Palumbo, "Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 8, pp. 2035-2043, Aug. 2015.
- [5] B. Zhai, *et al.*, “Energy Efficient Near-Threshold Chip Multi-Processing,” *IEEE International Symp. Low-Power Electronics and Design*, pp. 32-37, 2007.
- [6] H. Kaul, *et al.*, “A 320mV 56 μ W 411GOPS/Watt Ultra-Low Voltage Motion Estimation Accelerator in 65nm CMOS,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2008, pp. 316-616.
- [7] A. Wang, *et al.*, “A 180mV FFT Processor using Sub-threshold Circuit Techniques,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2004, pp. 292-592.
- [8] Y. Kim *et al.*, “A static contention-free single-phase-clocked 24T flipflop in 45nm for low-power applications,” in *IEEE ISSCC Dig. Tech. Papers*, Feb. 2014, pp. 466–467.
- [9] V. L. Le, J. Li, A. Chang, and T. T.-H. Kim, “A 0.4-V, 0.138-fJ/cycle single-phase-clocking redundant-transition-free 24 T flip-flop with change-sensing scheme in 40-nm CMOS,” *IEEE J. Solid-State Circuits*, vol. 53, no. 10, pp. 2806–2817, Oct. 2018.

- [10] Y. Cai, A. Savanth, P. Prabhat, J. Myers, A. S. Weddell, and T. J. Kazmierski, "Ultra-low power 18-transistor fully static contention-free single-phase clocked flip-flop in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 54, no. 2, pp. 550–559, Feb. 2019.
- [11] G. Shin, E. Lee, J. Lee, Y. Lee and Y. Lee, "An Ultra-Low-Power Fully-Static Contention-Free Flip-Flop With Complete Redundant Clock Transition and Transistor Elimination," *IEEE J. Solid-State Circuits*, vol. 56, no. 10, pp. 3039-3048, Oct. 2021.
- [12] J. Yuan and C. Svensson, "New single-clock CMOS latches and flipflops with improved speed and power savings," *IEEE J. Solid-State Circuits*, vol. 32, no. 1, pp. 62–69, Jan. 1997.



energy-efficient digital circuits in low-power applications.

Kyoung Hun Kang received the B.S. degree in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea, in 2021. He is currently pursuing the M.S. degree in electrical engineering with the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea. His main interests are



a Post-Doctoral Associate with Microsystems Technology Laboratories, Massachusetts Institute of Technology, Cambridge, MA, USA. Since 2019, he has been an Assistant Professor with the School of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea. His research interests include low-power circuits and systems, energy-efficient edge computing, and Internet of Things (IoT).

Wan Yeong Jung received the B.S. degree from Seoul National University, Seoul, South Korea, in 2012, and the M.S. and Ph.D. degrees in electrical engineering from the University of Michigan, Ann Arbor, MI, USA, in 2014 and 2017, respectively. He was a Research Intern with NVIDIA Research, Austin, TX, USA, in 2016. From 2017 to 2019, he was